## 54/7491A <br> 8 -BIT SHIFT REGISTER

DESCRIPTION - The '91 is a serial-in, serial-out, 8-bit shift register. It is composed of eight RS master/slave flip-flops, input gating and a clock driver. The register is capable of storing and transferring data at clock rates up to 18 MHz while maintaining a typical noise immunity level of 1.0 V .

ORDERING CODE: See Section 9

| PKGS | $\begin{aligned} & \text { PIN } \\ & \text { OUT } \end{aligned}$ | COMMERCIAL GRADE | MILITARY GRADE | $\begin{aligned} & \text { PKG } \\ & \text { TYPE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{VCC}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \% \\ & \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  |
| Plastic DIP (P) | A | 7491APC |  | 9A |
| Ceramic DIP (D) | A | 7491ADC | 7491ADM | 6A |
| Flatpak (F) | B | 7491AFC | 7491AFM | 31 |

CONNECTION DIAGRAMS PINOUT A


PINOUT B


LOGIC SYMBOL (Pinout A only)


$$
V_{c c}=\operatorname{Pin} 5
$$ GND $=\operatorname{Pin} 10$

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

| PIN NAMES | DESCRIPTION | 54/74 (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: |
| A, B | Serial Data Inputs | $1.0 / 1.0$ |
| CP | Clock Pulse Input (Active Rising Edge) | $1.0 / 1.0$ |
| Q $_{7}$ | Data Output | $10 / 10$ |
| $\bar{Q}_{7}$ | Complementary Data Output | $10 / 10$ |

FUNCTIONAL DESCRIPTION - Single-rail data and input control are gated through inputs $A$ and $B$ and an internal inverter to form the complementary inputs to the first bit of the shift register. Drive for the internal common clock line is provided by an inverting clock driver. Each of the inputs (A, B, and CP) appear as only one TTL input load. The clock pulse inverter/driver causes these circuits to shift information to the output on the positive edge of an input clock pulse, thus enabling the shift register to be fully compatible with other edge-triggered synchronous functions.

## LOGIC DIAGRAM



TRUTH TABLE

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{n}}$ |  | $\mathrm{t}_{\mathrm{n}}+8$ |
| A | B | $\mathrm{Q}_{7}$ |
| L | L | L |
| L | H | L |
| $H$ | L | L |
| $H$ | $H$ | $H$ |

NOTES:
$t_{n}=$ Bit time before clock pulse.
$\mathrm{t}_{\mathrm{n}}+8=$ Bit time after eight clock pulses.
$H=$ HIGH Voltage Level
L = LOW Voltage Level

TYPICAL INPUT/OUTPUT WAVEFORMS


| SYMBOL | PARAMETER |  | 54/74 |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |
| Icc | Power Supply Current | XM |  | $\begin{aligned} & 50 \\ & 58 \end{aligned}$ | mA | $\mathrm{Vcc}=$ Max* |

*ICC is measured after the eighth clock pulse with the output open and $A$ and $B$ inputs grounded

AC CHARACTERISTICS: $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (See Section 3 for waveforms and load configurations)

| SYMBOL | PARAMETER |  |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & C_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=400 \Omega \end{aligned}$ |  |  |  |
|  |  | Min | Max |  |  |
| $\mathrm{f}_{\text {max }}$ | Maximum Shift Frequency | 10 |  | MHz | Figs. 3-1, 3-8 |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Propagation Delay CP to $\mathrm{Q}_{7}$ or $\overline{\mathrm{Q}}_{7}$ |  | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | ns | Figs. 3-1, 3-8 |

AC OPERATING REQUIREMENTS: $\mathrm{VCC}+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | 54/74 |  | UNITS |
| :--- | :--- | :---: | :---: | :--- |
|  |  |  |  |  |
|  |  | Min |  |  |
| $\mathrm{t}_{\boldsymbol{s}}(H)$ | Setup Time HIGH, D to CP | 25 | ns | Fig. 3-6 |
| $\mathrm{t}_{\mathrm{h}}(\mathrm{H})$ | Hold Time HIGH, D to CP | 0 | ns | Fig. 3-6 |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{L})$ | Setup Time LOW, D to CP | 25 | ns | Fig. 3-6 |
| $\mathrm{t}_{\mathrm{h}}(\mathrm{L})$ | Hold Time LOW, D to CP | 0 | ns | Fig. 3-6 |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{H})$ | CP Pulse Width HIGH | 25 | ns | Fig. 3-8 |

