## 54/7497 <br> SYNCHRONOUS MODULO-64 BIT RATE MULTIPLIER

DESCRIPTION - The '97 contains a synchronous 6-stage binary counter and six decoding gates that serve to gate the clock through to the output at a sub-multiple of the input frequency. The output pulse rate, relative to the clock frequency, is determined by signals applied to the Select ( $\mathrm{S}_{0}-\mathrm{S}_{5}$ ) inputs. Both true and complement outputs are available, along with an enable input for each. A Count Enable input and a Terminal Count output are provided for cascading two or more packages. An asynchronous Master Reset input prevents counting and resets the counter.

ORDERING CODE: See Section 9

| PKGS | PIN OUT | COMMERCIAL GRADE | MILITARY GRADE | $\begin{aligned} & \text { PKG } \\ & \text { TYPE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { Vcc }=+5.0 \mathrm{~V} \pm 5 \%, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V C C=+5.0 \mathrm{~V} \pm 10 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | A | 7497PC |  | 9B |
| Ceramic DIP (D) | A | 7497DC | 5497DM | 7B |
| Flatpak (F) | A | 7497FC | 5497FM | 4L |

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

| PIN NAMES | DESCRIPTION | $\begin{aligned} & \text { 54/74 (U.L.) } \\ & \text { HIGH/LOW } \end{aligned}$ |
| :---: | :---: | :---: |
| So-S5 | Rate Select Inputs | 1.0/1.0 |
| $\bar{E}_{Z}$ | $\bar{O}_{Z}$ Enable Input (Active LOW) | 1.0/1.0 |
| Ey | Oy Enable Input | 1.0/1.0 |
| $\overline{C E}$ | Count Enable Input (Active LOW) | 1.0/1.0 |
| CP | Clock Pulse Input (Active Rising Edge) | 2.0/2.0 |
| MR | Asynchronous Master Reset Input (Active HIGH) | 1.0/1.0 |
| $\bar{O}_{z}$ | Gated Clock Output (Active LOW) | 10/10 |
| Oy | Complement Output (Active HIGH) | 10/10 |
| $\overline{\text { TC }}$ | Terminal Count Output (Active LOW) | 10/10 |

LOGIC SYMBOL


FUNCTIONAL DESCRIPTION - The '97 contains six JK flip-flops connected as a synchronous modulo-64 binary counter. A LOW signal on the Count Enable ( $\overline{C E}$ ) input permits counting, with all state changes initiated simultaneously by the rising edge of the clock. When the count reaches maximum (63), with all Qs HIGH, the Terminal Count ( $\overline{\mathrm{TC}}$ ) output will be LOW if $\overline{\mathrm{CE}}$ is LOW. A HIGH signal on Master Reset (MR) resets the flip-flops and prevents counting, although output pulses can still occur if the clock is running, $\bar{E}_{2}$ is LOW and $\mathrm{S}_{5}$ is HIGH .

The flip-flop outputs are decoded by a 6-wide AND-OR-INVERT gate. Each AND gate also contains the buffered and inverted CP and Z-enable ( $\bar{E}_{Z}$ ) functions, as well as one of the Select ( $\mathrm{S}_{0}-\mathrm{S}_{5}$ ) inputs. The Z output, $\bar{O}_{Z}$ is normally HIGH and goes LOW when CP and $\bar{E}_{z}$ are LOW and any of the AND gates has its other inputs HIGH. The AND gates are enabled by the counter at different times and different rates relative to the clock. For example, the gate to which $\mathrm{S}_{5}$ is connected is enabled during every other clock period, assuming $\mathrm{S}_{5}$ is HIGH . Thus, during one complete cycle of the counter ( 64 clocks) the $\mathrm{S}_{5}$ gate is enabled 32 times and can therefore gate 32 clocks per cycle to the output. The $S_{4}$ gate is enabled 16 times per cycle, the $S_{3}$ gate 8 times per cycle, etc. The output pulse rate thus depends on the clock rate and which of the $\mathrm{S}_{0}-\mathrm{S}_{5}$ inputs is HIGH.

$$
\begin{gathered}
f_{\text {out }}=\frac{m}{64} \bullet f_{\text {in }} \\
\text { Where: } m=S_{5} \bullet 25+S_{4} \bullet 2^{4}+S_{3} \bullet 2^{3}+S_{2} \bullet 2^{2}+S_{1} \bullet 21+S_{0} \bullet 20
\end{gathered}
$$

Thus by appropriate choice of signals applied to the $\mathrm{S}_{0}-\mathrm{S}_{5}$ inputs, the output pulse rate can range from $1 / 64$ to $63 / 64$ of the clock rate, as suggested in the Rate Select Table. There is no output pulse when the counter is in the "all ones" condition. When $m$ is $1,2,4,8,16$ or 32 , the output pulses are evenly spaced, assuming that the clock frequency is constant. For any other value of $m$ the output pulses are not evenly spaced, since the pulse train is formed by interleaving pulses passed by two or more of the AND gates. The Pulse Pattern Table indicates the output pattern for several values of m. In each row, a one means that the $\overline{\mathrm{O}}$ z output will be HIGH during that entire clock period, while a zero means that $\overline{\mathrm{O}} \mathrm{z}$ will be LOW when the clock is LOW in that period. The first column in the output field coincides with the "all zeroes" condition of the counter, while the last column represents the "all ones" condition. The pulse pattern for any particular value of $m$ can be deduced by factoring it into the sum of appropriate powers of two (e.g. $19=16+2+1$ ) and combining the pulses (i.e., the zeroes) shown for each for the relevant powers of two (e.g., for $m=16,2$ and 1 ).

The $Y$ output $O_{Y}$ is the complement of $\bar{O} Z$ and is thus normally LOW. A LOW signal on the $Y$-enable input, EY, disables Oy. To expand the multiplier to 12-bit rate select, two packages can be cascaded as shown in Figure a. Both circuits operate from the basic clock, with the $\overline{\mathrm{TC}}$ output of the first acting to enable both counting and the output pulses of the second package. Thus the second counter advances at only $1 / 64$ the rate of the first and a full cycle.of the two counters combined requires 4096 clocks. Each rate select input of the first package has 64 times the weight of its counterpart in the second package.

$$
\begin{gathered}
f_{\text {out }}=\frac{m_{1}+m_{2}}{64 \bullet 64} \bullet f_{\text {in }} \\
\text { Where: } \quad m_{1}=S_{5} \bullet 211+S_{4} \bullet 210+S_{3} \bullet 29+S_{2} \bullet 2^{8}+S_{1} \bullet 27+S_{0} \bullet 26 \text { (first package) } \\
m_{2}=S_{5} \bullet 25+S_{4} \bullet 24+S_{3} \bullet 2^{3}+S_{2} \bullet 2^{2}+S_{1} \bullet 21+S_{0} \bullet 20 \text { (second package) }
\end{gathered}
$$

Combined output pulses are obtained in Figure a by letting the $Z$ output of the first circuit act as the $Y$-enable function for the second, with the interleaved pulses obtained from the $Y$ output of the second package being opposite in phase to the clock.


Fig. a. Cascading for 12-bit Rate Select

LOGIC DIAGRAM


MODE AND RATE SELECT TABLE (Note 1)

| INPUTS |  |  |  |  |  |  |  |  | CLOCK PULSES | OUTPUTS |  |  |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{C E}$ | $\bar{E}_{z}$ | $\mathrm{S}_{5}$ | $S_{4}$ | S3 | $\mathrm{S}_{2}$ | S1 | So |  | Ey | OY | $\bar{O}_{z}$ | $\overline{\text { TC }}$ |  |
| H | x | H | X | X | X | X | X | X | X | H | L | H | H | 2 |
| L | L | L | L | L | L | L | L | L | 64 | H | L | H | 1 | 3 |
| L | L | L | L | L | L | L | L | H | 64 | H | 1 | 1 | 1 | 3 |
| L | L | L | L | L | L | L | H | L | 64 | H | 2 | 2 | 1 | 3 |
| L | L | L | L | L | L | H | L | L | 64 | H | 4 | 4 | 1 | 3 |
| L | L | L | L | L | H | L | L | L | 64 | H | 8 | 8 | 1 | 3 |
| L | L | L | L | H | L | L | L | L | 64 | H | 16 | 16 | 1 | 3 |
| L | L | L | H | L | L | L | L | L | 64 | H | 32 | 32 | 1 | 3 |
| L | L | L | H | H | H | H | H | H | 64 | H | 63 | 63 | 1 | 3 |
| L | L | L | H | H | H | H | H | H | 64 | L | H | 63 | 1 | 4 |
| L | L | L | H | L | H | L | L | L | 64 | H | 40 | 40 | 1 | 5 |

[^0]NOTES:

1. Numerals indicate number of pulses per cycle.
2. This is a simplified illustration of the clear function. CP and $\bar{E}_{z}$ also affect the logic level of $\mathrm{Or}_{\mathrm{Y}}$ and $\overline{\mathrm{O}}_{z}$. A LOW signal on Ey will cause OY to remain HIGH.
3. Each rate illustrated assumes $\mathrm{S}_{0}$ - $\mathrm{S}_{5}$ are constant throughout the cycle; however, these illustrations in no way prohibit variable-rate operation.
4. Ey is used to inhibit output $Y$.
5. $\mathrm{f}_{\text {out }}=m \cdot \frac{\mathrm{f}_{\text {in }}}{64}=\frac{(32+8) \mathrm{f}_{\text {in }}}{64}=\frac{40 \mathrm{f}_{\text {in }}}{64}=0.625 \mathrm{f}$ in

PULSE PATTERN TABLE

| m | OUTPUT PULSE PATTERN AT $\bar{O}_{Z}$ |
| :---: | :---: |
| 1 | 1111111111111111111111111111111011111111111111111111111111111111 |
| 2 | 1111111111111110111111111111111111111111111111101111111111111111 |
| 3 | 1111111111111110111111111111111011111111111111101111111111111111 |
| 4 | 111111101111111111111101111111111111110111111111111111011111111 |
| 5 | $1111111011111111111+11101111111011111110111111111111111011111111$ |
| 6 | 1111111011111110111111101111111111111110111111101111111 11111111 |
|  | 1110111111101111111011111110111111101111111011111110111111101111 |
| 10 | 1110111111101110111011111110111111101111111011101110111111101111 |
| 12 | 1110111011101111111011101110111111101110111011111110111011101111 |
| 14 | 1110111011101110111011101110111111101110111011101110111011101111 |
| 16 | 1011101110111011101110111011101110111011101110111011101110111011 |
| 20 | 1011101010111011101110101011101110111010101110111011101110111011 |
| 24 | 1010101110101011101010111010101110101011101010111010101110101011 |
| 28 | 1010101010101011101010101010101110101010101010111010101010101011 |
| 32 | 010101... .... 0101 |


| SYMBOL | PARAMETER | 54/74 |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| los | Output Short Circuit Current | -18 | -55 | mA | $\mathrm{V}_{\text {cc }}=$ Max |
| Icc | Power Supply Current |  | 120 | mA | $\begin{aligned} & \text { Vcc }=\text { Max } \\ & \text { All Inputs }=4.5 \mathrm{~V} \end{aligned}$ |

AC CHARACTERISTICS: $\mathrm{VcC}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (See Section 3 for waveforms and load configurations)

| SYMBOL | PARAMETER |  |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=400 \Omega \end{aligned}$ |  |  |  |
|  |  | Min | Max |  |  |
| $f_{\text {max }}$ | Maximum Clock Frequency | 25 |  | MHz | Figs. 3-1, 3-8 |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\bar{E}_{z}$ to $\bar{O}_{z}$ |  | $\begin{aligned} & 18 \\ & 23 \\ & \hline \end{aligned}$ | ns | Figs. 3-1, 3-5 |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Propagation Delay $\bar{E}_{Z}$ to $\mathrm{Or}_{\mathrm{Y}}$ |  | $\begin{aligned} & 30 \\ & 33 \\ & \hline \end{aligned}$ | ns | Figs. 3-1, 3-4 |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay Ey to Or |  | $\begin{aligned} & 14 \\ & 10 \\ & \hline \end{aligned}$ | ns |  |
| $\overline{\text { tPLH }}$ tPHL | Propagation Delay $\mathrm{S}_{\mathrm{n}}$ to $\mathrm{Or}_{\mathrm{y}}$ |  | $\begin{aligned} & 23 \\ & 23 \\ & \hline \end{aligned}$ | ns | Figs. 3-1, 3-5 |
| $\overline{\text { tpLH }}$ tPHL | Propagation Delay <br> $\mathrm{S}_{\mathrm{n}}$ to $\overline{\mathrm{O}_{\mathrm{Z}}}$ |  | $\begin{array}{r} 14 \\ 14 \\ \hline \end{array}$ | ns | Figs. 3-1, 3-4 |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay CP to Or |  | $\begin{aligned} & 39 \\ & 30 \end{aligned}$ | ns |  |
| $\overline{\text { tPLH }}$ tPHL | Propagation Delay CP to $\bar{O}_{z}$ |  | $\begin{aligned} & 18 \\ & 26 \\ & \hline \end{aligned}$ | ns | Figs. 3-1, 3-5 |
| $\begin{aligned} & \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | Propagation Delay CP to $\overline{T C}$ |  | $\begin{aligned} & 30 \\ & 33 \end{aligned}$ | ns | Figs. 3-1, 3-8 |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | Propagation Delay $\overline{C E}$ to $\overline{T C}$ |  | $\begin{aligned} & 20 \\ & 21 \\ & \hline \end{aligned}$ | ns | Figs. 3-1, 3-5 |
| tple | Propagation Delay MR to Or |  | 36 | ns | Figs. 3-1, 3-16 |
| tPHL | Propagation Delay MR to $\overline{\mathrm{O}} \mathrm{z}$ |  | 23 | ns |  |


| AC OPERATING REQUIREMENTS: $\mathrm{VCC}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | 54/74 |  | UNITS | CONDITIONS |
|  |  | Min | Max |  |  |
| $t_{s}(\mathrm{~L})$ | Setup Time LOW $\overline{C E}$ to CP Rising | 25 |  | ns | Fig. b |
| th (L) | Hold Time LOW $\overline{C E}$ to CP Rising | 0 | $t_{w}$ CP -10 | ns |  |
| $t_{s}(L)$ | Setup Time LOW $\overline{C E}$ to CP Falling | 0 | $t_{w}$ CP -10 | ns | Fig. c |
| th (L) | Hold Time LOW $\overline{C E}$ to CP Falling | 20 | T-10 | ns |  |
| $\operatorname{tinh}(H)$ | Inhibit Time HIGH $\overline{C E}$ to CP Falling | 10 |  | ns | Fig. b |
| $t_{w}(H)$ | CP Pulse Width HIGH | 20 |  | ns | Fig. 3-8 |
| $t_{w}(H)$ | MR Pulse Width HIGH | 15 |  | ns | Fig. 3-16 |



Fig. b


Fig. c


[^0]:    H = HIGH Voltage Level
    L = LOW Voltage Level
    $X=$ Immaterial

