SCAS166A - JUNE 1990 - REVISED APRIL 1996

 Members of the Texas Instruments Widebus™ Family 	54ACT16833 WD PACKAGE 74ACT16833 DL PACKAGE (TOP VIEW)	
 Inputs Are TTL-Voltage Compatible 		
 Parity Error Flag With Parity Generator/Checker 	10EB 1 56 10EA	
 Register for Storage of the Parity Error Flag 	1ERR 3 54 1PARITY	,
 Flow-Through Architecture Optimizes PCB Layout 	GND 4 53 GND 1A1 5 52 1B1	
 Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise 	1A2 [6 51] 1B2 V _{CC} [7 50] V _{CC} 1A3 [8 49] 1B3	
 EPIC[™] (Enhanced-Performance Implanted CMOS) 1-µm Process 	1A4 [9 48] 1B4 1A5 [10 47] 1B5	
 500-mA Typical Latch-Up Immunity at 125°C 	GND [11 46] GND 1A6 [12 45] 1B6	
 Package Options Include 300-mil Shrink Small-Outline (DL) Packages Using 25-mil 	1A7 [] 13 44 [] 1B7 1A8 [] 14 43 [] 1B8	
Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages	2A1 [15 42] 2B1 2A2 [16 41] 2B2	
Using 25-mil Center-to-Center Pin Spacings description	2A3 [17 40] 2B3 GND [18 39] GND	
description	2A4 🛛 19 38 🗍 2B4 2A5 🔽 20 37 🗍 2B5	
The 'ACT16833 consist of two noninverting 8-bit	2A3 [20 37] 2B3 2A6 [21 36] 2B6	
to 9-bit parity bus transceivers and are designed for communication between data buses. For each	V _{CC} [22 35] V _{CC}	
transceiver, when data is transmitted from the	2A7 23 34 2B7	
A bus to the B bus, an odd-parity bit is generated	2A8 🛛 24 33 🗍 2B8	
and output on the parity I/O pin (1PARITY or	GND 25 32 GND	
2PARITY). When data is transmitted from the	2ERR 26 31 2PARITY	,
B bus to the A bus, 1PARITY or 2PARITY is	2CLK 27 30 2CLR 20EB 28 29 20EA	
configured as an input and combined with the		

The error (1ERR or 2ERR) output is configured as an open-collector output. The B-to-A parity error flag is clocked into 1ERR or 2ERR on the low-to-high transition of the clock (1CLK or 2CLK) input. 1ERR or 2ERR is cleared (set high) by taking the clear $(1\overline{\text{CLR}} \text{ or } 2\overline{\text{CLR}})$ input low.

The output-enable (OEA and OEB) inputs can be used to disable the device so that the buses are effectively isolated. When both OEA and OEB are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

The 74ACT16833 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16833 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT16833 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

configured as an input and combined with the B-input data to generate an active-low error flag if

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameter

odd parity is not detected.



Copyright © 1996, Texas Instruments Incorporated

SCAS166A – JUNE 1990 – REVISED APRIL 1996

	FUNCTION TABLE									
			INPUTS				OUTP	UT AND I/O		
OEB	OEA	CLR	CLK	Α ί Σ ΟF Η	Βi [†] Σ OF Η	Α	в	PARITY	ERR‡	FUNCTION
L	Н	Х	Х	Odd Even	NA	NA	А	L H	NA	A data to B bus and generate parity
н	L	н	Ŷ	NA	Odd Even	В	NA	NA	H L	B data to A bus and check parity
Х	Х	L	Х	Х	Х	Х	NA	NA	Н	Check error-flag register
		Н	No↑	Х					NC	
		L	No↑	Х			_	_	Н	8
н	Н	Н	\uparrow	Odd	Х	Z	Z	Z	z н	Isolation§
		Н	\uparrow	Even					L	
L	L	Х	Х	Odd Even	NA	NA	А	H L	NA	A data to B bus and generate inverted parity

NA = not applicable, NC = no change, X = don't care

[†] Summation of high-level inputs includes PARITY along with Bi inputs.


[‡]Output states shown assume ERR was previously high.

§ In this mode, ERR (when clocked) shows inverted parity of the A bus.



SCAS166A - JUNE 1990 - REVISED APRIL 1996

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCAS166A - JUNE 1990 - REVISED APRIL 1996

logic diagram (positive logic)






SCAS166A - JUNE 1990 - REVISED APRIL 1996

_	ERROR FLAG FUNCTION TABLE						
	INP	UTS	INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT ERR	FUNCTION	
	CLR	CLK	POINT P [‡]	ERR _{n-1} †	EKK		
	Н	\uparrow	Н	Н	Н		
	Н	\uparrow	Х	L	L	Sample	
	Н	\uparrow	L	х	L		
	L	Х	Х	Х	Н	Clear	

[†] The state of ERR before any changes at CLR, CLK, or point P

[‡]Location of point P is shown on local diagram.

timing waveforms, error flag



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage range, V _{CC}	5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)0.5	
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±450 mA
Maximum power package dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package .	1.4 W
Storage temperature range, T _{stg}	. −65°C to 150°C

§ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



SCAS166A - JUNE 1990 - REVISED APRIL 1996

recommended operating conditions (see Note 3)

		54ACT16833			74ACT16833			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		2	2			V
VIL	Low-level input voltage		-	0.8			0.8	V
VI	Input voltage	0	25	V _{CC}	0		VCC	V
VO	Output voltage	0	7	VCC	0		VCC	V
ЮН	High-level output current		22	-24			-24	mA
IOL	Low-level output current	2	5	24			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
ТĄ	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

_				T,	Α = 25°C	;	54ACT	16833	74ACT	16833	
PARAMETER		TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
IOH	ERR	$V_{O} = V_{CC}$	5.5 V			0.5		5		5	μA
		50.4	4.5 V	4.4			4.4		4.4		
		I _{OH} = –50 μA	5.5 V	5.4			5.4		5.4		
∨он	All outputs except ERR	I _{OH} = -24 mA	4.5 V	3.94			3.8		3.8		V
	except Entre		5.5 V	4.94			4.8		4.8		
		I _{OH} = -75 mA [†]	5.5 V				3.85		3.85		
			4.5 V			0.1		0.1		0.1	
		I _{OL} = 50 μA	5.5 V			0.1		0.1		0.1	
VOL			4.5 V			0.36		0.44		0.44	V
		I _{OL} = 24 mA	5.5 V			0.36	Ć,	0.44		0.44	
		I _{OL} = 75 mA [†]	5.5 V				202	1.65		1.65	
Ц	A or B ports	$V_{I} = V_{CC}$ or GND	5.5 V			±0.1	4	±1		±1	μA
loz‡	Control inputs	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±5		±5	μΑ
ICC		$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			8		80		80	μΑ
∆I _{CC} §		One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			0.9		1		1	mA
Ci	Control inputs	V _I = V _{CC} or GND	5 V		3.5						pF
C _{io}	A or B ports, PARITY	$V_{O} = V_{CC}$ or GND	5 V		11.5						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.



SCAS166A - JUNE 1990 - REVISED APRIL 1996

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1 and timing waveforms)

•••	-				-					
				T _A = 25°C 5		54ACT16833		74ACT16833		
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
		CLK high or low	4		4		4			
tw	Pulse duration	CLR low	4		4	C.	4		ns	
		Bi + PARITY	7.5		7.5	IF.	7.5			
t _{SU} Setup time before CLK↑		CLR inactive	1.5		1.5		1.5		ns	
th	Hold time, Bi + PARITY low after CLK \uparrow		0		0		0		ns	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1 and timing waveforms)


	-									
DADAMETED	FROM	то	Т	₄ = 25°C	;	54ACT16833		74ACT16833		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	A D	Dank	4	7.2	9.2	4	10.4	4	10.4	
^t PHL	A or B	B or A	3.2	6.6	9.6	3.2	10.7	3.2	10.7	ns
^t PLH			3.9	7.9	12	3.9	13.5	3.9	13.5	
^t PHL	A	PARITY	4.2	8.3	12.4	4.2	13.8	4.2	13.8	ns
^t PZH	050 054	A	3.1	6.7	10.1	3.1	11.2	3.1	11.2	
^t PZL	OEB or OEA	A or B	3.8	7.9	11.6	3.8	13	3.8	13	ns
^t PHZ		A D	5.5	7.8	10	5.5	10.8	5.5	10.8	
^t PLZ	OEB or OEA	A or B	5	7.1	9.3	5	10.1	5	10.1	ns
^t PLH	CLR		10.7	13.1	15.4	10.7	15.8	10.7	15.8	
^t PHL	CLK	ERR	4.6	7.8	10.3	4.6	11.6	4.6	11.6	ns
^t PLH	054		4	8	11.8	4 04	13.2	4	13.2	
^t PHL	OEA	PARITY	4.3	8.5	12.3	4.3	13.6	4.3	13.6	ns
^t PZH	055		2.6	5.7	8.5	2.6	9.5	2.6	9.5	
^t PZL	OEB	PARITY	3.4	6.8	9.8	3.4	10.7	3.4	10.7	ns
^t PHZ			5.6	7.9	9.5	5.6	10.2	5.6	10.2	
^t PLZ	OER	OEB PARITY	5.1	7.2	9.1	5.1	9.7	5.1	9.7	ns

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CON	TYP	UNIT				
	Outputs such last	A to B					64	
	Power dissipation capacitance per transceiver	Outputs enabled	B to A	CL = 50 pF,	f = 1 MHz	72	pF	
Cpd			A to B			6		
		Outputs disabled	B to A			10.5		



SCAS166A - JUNE 1990 - REVISED APRIL 1996



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Broadband	www.ti.com/broadband
DSP	dsp.ti.com	Digital Control	www.ti.com/digitalcontrol
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Military	www.ti.com/military
Logic	logic.ti.com	Optical Networking	www.ti.com/opticalnetwork
Power Mgmt	power.ti.com	Security	www.ti.com/security
Microcontrollers	microcontroller.ti.com	Telephony	www.ti.com/telephony
RFID	www.ti-rfid.com	Video & Imaging	www.ti.com/video
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated