

54F/74F190 Up/Down Decade Counter with Preset and Ripple Clock

General Description

The 'F190 is a reversible BCD (8421) decade counter featuring synchronous counting and asynchronous presetting. The preset feature allows the 'F190 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

Features

- High-speed—125 MHz typical count frequency
- Synchronous counting
- Asynchronous parallel load
- Cascadable

Commercial	Military	Package Number	Package Description
74F190PC		N16E	16-Lead (0.300" Wide) Molded Dual-In-Line
	54F190DM (Note 2)	J16A	16-Lead Ceramic Dual-In-Line
74F190SC (Note 1)		M16A	16-Lead (0.150" Wide) Molded Small Outline, JEDEC
	54F190FM (Note 2)	W16A	16-Lead Cerpack
	54F190LM (Note 2)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C


Note 1: Devices also available in 13" reel. Use suffix = SCX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.


Logic Symbols


PL P0 P1 P2 P3 RC OCC TC CP Q0 Q1 Q2 Q3

TL/F/9494-1



Connection Diagrams





RI-STATE® is a registered trademark of National Semiconductor Corporation

Unit Loading/Fan Out

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
CE	Count Enable Input (Active LOW)	1.0/3.0	20 μA/-1.8 mA		
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/ – 0.6 mA		
P ₀ -P ₃	Parallel Data Inputs	1.0/1.0	20 μA/ - 0.6 mA		
PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	20 μA/ - 0.6 mA		
Ū/D	Up/Down Count Control Input	1.0/1.0	20 μA/ -0.6 mA		
Q ₀ -Q ₃	Flip-Flop Outputs	50/33.3	-1 mA/20 mA		
RC	Ripple Clock Output (Active LOW)	50/33.3	-1 mA/20 mA		
TC	Terminal Count Output (Active HIGH)	50/33.3	-1 mA/20 mA		

Functional Description

The 'F190 is a synchronous up/down BCD decade counter containing four edge-triggered flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations. It has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (PL) input is LOW, information present on the Parallel Data inputs (P_0-P_3) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table. A HIGH signal on the CE input inhibits counting. When $\overline{\text{CE}}$ is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the \overline{U}/D input signal, as indicated in the Mode Select Table, \overline{CE} and \overline{U}/D can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

RC Truth Table

	Inputs		Output
CE	TC*	СР	RC
L	Н	T	T
Н	X	X	Н
X	L	X	Н

^{*}TC is generated internally


Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the countdown mode or reaches 9 in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until \overline{U}/D is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes. The TC signal is also $\underline{\text{used}}$ internally to enable the Ripple Clock ($\overline{\text{RC}}\text{)}$ output. The RC output is normally HIGH. When CE is LOW and TC is HIGH, the RC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters. For a discussion and illustrations of the various methods of implementing multistage counters, please see the 'F191 data sheet.

Mode Select Table

	In	Mode		
PL	CE	Ū/D	СР	Wode
Н	L	L	_	Count Up
Н	L	Н	_	Count Down
L	X	Χ	X	Preset (Asyn.)
Н	Н	Χ	Χ	No Change (Hold)

TL/F/9494-5

State Diagram



H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

⁼ LOW-to-HIGH Clock Transition

^{□ =} LOW-to-file

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V_{CC} Pin Potential to

 Ground Pin
 −0.5V to +7.0V

 Input Voltage (Note 2)
 −0.5V to +7.0V

 Input Current (Note 2)
 −30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with V_{CC} = 0V)

 $\begin{array}{ll} \text{Standard Output} & -0.5 \text{V to V}_{\text{CC}} \\ \text{TRI-STATE} \tiny{\textcircled{\tiny{\$}}} \text{ Output} & -0.5 \text{V to } +5.5 \text{V} \end{array}$

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature

Supply Voltage

Military +4.5V to +5.5V Commercial +4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter .		54F/74F			Units	v _{cc}	Conditions	
Oyboi			Min	Тур	Max	Onits	VCC	Conditions	
V_{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V_{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Vo	oltage			-1.2	V	Min	$I_{\text{IN}} = -18 \text{mA}$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			٧	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	٧	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$	
I _{IH}	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Max	V _{IN} = 2.7V	
I _{BVI}	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	V _{IN} = 7.0V	
I _{CEX}	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	$V_{OUT} = V_{CC}$	
V _{ID}	Input Leakage Test	74F	4.75			٧	0.0	$I_{\text{ID}} = 1.9 \mu\text{A}$ All Other Pins Grounded	
l _{OD}	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V _{IOD} = 150 mV All Other Pins Grounded	
I _{IL}	Input LOW Current				-0.6 -1.8	mA	Max	$V_{IN} = 0.5V$, except \overline{CE} $V_{IN} = 0.5V$, \overline{CE}	
los	Output Short-Circuit (Current	-60		-150	mA	Max	V _{OUT} = 0V	
I _{CCL}	Power Supply Curren	t		38	55	mA	Max	$V_O = LOW$	

AC Electrical Characteristics


		$74F$ $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			54F		74F		
Symbol	Parameter					_C = Mil 50 pF	T _A , V _{CC} = Com C _L = 50 pF		Units
		Min	Тур	Max	Min	Max	Min	Max	
f _{max}	Maximum Clock Frequency	100	125		75		90		MHz
t _{PLH} t _{PHL}	Propagation Delay CP to Q _n	3.0 5.0	5.5 8.5	7.5 11.0	3.0 5.0	9.5 13.5	3.0 5.0	8.5 12.0	ns
t _{PLH} t _{PHL}	Propagation Delay CP to TC	6.0 5.0	10.0 8.5	13.0 11.0	6.0 5.0	16.5 13.5	6.0 5.0	14.0 12.0	113
t _{PLH} t _{PHL}	Propagation Delay CP to RC	3.0 3.0	5.5 5.0	7.5 7.0	3.0 3.0	9.5 9.0	3.0 3.0	8.5 8.0	ns
t _{PLH} t _{PHL}	Propagation Delay CE to RC	3.0 3.0	5.0 5.5	7.0 7.0	3.0 3.0	9.0 9.0	3.0 3.0	8.0 8.0	
t _{PLH} t _{PHL}	Propagation Delay U/D to RC	7.0 5.5	11.0 9.0	18.0 12.0	7.0 5.5	22.0 14.0	7.0 5.5	20.0 13.0	- ns
t _{PLH} t _{PHL}	Propagation Delay U/D to TC	4.0 4.0	7.0 6.5	10.0 10.0	4.0 4.0	13.5 12.5	4.0 4.0	11.0 11.0	113
t _{PLH}	Propagation Delay P _n to Q _n	3.0 6.0	4.5 10.0	7.0 13.0	3.0 6.0	9.0 16.0	3.0 6.0	8.0 14.0	ns
t _{PLH} t _{PHL}	Propagation Delay PL to Q _n	5.0 5.5	8.5 9.0	11.0 12.0	5.0 5.5	13.0 14.5	5.0 5.5	12.0 13.0	ns


AC Operating Requirements


		$74F$ $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		54	F	74F		
Symbol	Parameter			T _A , V _{CC} = Mil		T _A , V _{CC} = Com		Units
		Min	Max	Min	Max	Min	Max	
t _S (H) t _S (L)	Setup Time, HIGH or LOW P _n to P L	4.5 4.5		6.0 6.0		5.0 5.0		ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW	2.0 2.0		2.0 2.0		2.0 2.0		113
t _S (L)	Setup Time, LOW CE to CP	10.0		10.5		10.0		ns
t _h (L)	Hold Time, LOW CE to CP	0		0		0		113
t _s (H) t _s (L)	Setup Time, HIGH or LOW U/D to CP	12.0 12.0		12.0 12.0		12.0 12.0		ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW U/D to CP	0 0		0		0		113
t _w (L)	PL Pulse Width, LOW	6.0		8.5		6.0		ns
t _w (L)	CP Pulse Width, LOW	5.0		7.0		5.0		ns
t _{rec}	Recovery Time PL to CP	6.0		7.5		6.0		ns

Ordering Information


The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:
















16-Lead (0.150" Wide) Molded Small Outline Package, JEDEC (S)
NS Package Number M16A



16-Lead (0.300" Wide) Molded Dual-In-Line Package (P) NS Package Number N16E

Physical Dimensions inches (millimeters) (Continued)



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 TWX: (910) 339-9240 National Semiconductor GmbH Livry-Gargan-Str. 10 D-82256 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649 Fax: (81-41) 35-1 National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 7F 1-7-1, Nakase, Mihama-Ku Chiba-City, Ciba Prefecture 261

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181 National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Melbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9999