

Document No.	853-0377
ECN No.	06639
Date of issue	May 4, 1992
Status	Product Specification
FAST Products	

FAST 74F579 Counter

8-Bit Bidirectional Binary Counter (3-state)

TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F579	115MHz	100mA

FEATURES

- Fully synchronous operation
- Multiplexed 3-state I/O ports for bus oriented applications
- Built In cascading carry capability
- U/\bar{D} pin to control direction of counting
- Separate pins for Master Reset and Synchronous operation
- Center power pins to reduce effects of package inductance
- Count frequency 115MHz typ
- Supply current 100mA typ
- See 'F269 for 24 pin separate I/O port version
- See 'F779 for 16 pin version

DESCRIPTION

The 74F579 is a fully synchronous 8-stage Up/Down Counter with multiplexed 3-state I/O ports for bus-oriented applications. It features a preset capability for programmable operation, carry look-ahead for easy cascading and a U/\bar{D} input to control the direction of counting. All state changes, except for the case of asynchronous reset, are initiated by the rising edge of the clock. \bar{TC} output is not recommended for use as a clock or asynchronous reset due to the possibility of decoding spikes.

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$; $T_A = 0^\circ C$ to $+70^\circ C$
20-Pin Plastic Dip	N74F579N
20-Pin Plastic SOL	N74F579D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
I/O_n	Data inputs	3.5/1.0	70 μ A/0.6mA
	Data outputs	150/40	3.0mA/24mA
\bar{PE}	Parallel Enable input (active Low)	1.0/1.0	20 μ A/0.6mA
U/\bar{D}	Up/Down count control input	1.0/1.0	20 μ A/0.6mA
\bar{MR}	Master Reset input (active Low)	1.0/1.0	20 μ A/0.6mA
\bar{SR}	Synchronous Reset input (active Low)	1.0/1.0	20 μ A/0.6mA
\bar{CEP}	Count Enable Parallel input (active Low)	1.0/1.0	20 μ A/0.6mA
\bar{CET}	Count Enable Trickle input (active Low)	1.0/1.0	20 μ A/0.6mA
\bar{CS}	Chip Select input (active Low)	1.0/1.0	20 μ A/0.6mA
\bar{OE}	Output Enable input (active Low)	1.0/1.0	20 μ A/0.6mA
CP	Clock input	1.0/1.0	20 μ A/0.6mA
\bar{TC}	Terminal count output (active Low)	50/33	1.0mA/20mA


NOTE:

One (1.0) FAST Unit Load is defined as: 20 μ A in the High state and 0.6mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Counter

FAST 74F579

LOGIC DIAGRAM



Counter

FAST 74F579

FUNCTION TABLE

INPUTS									OPERATING MODE
MR	SR	CS	PE	CEP	CET	U/D	OE	CP	
X	X	H	X	X	X	X	X	X	I/O ₀ to I/O ₇ in high impedance (PE disabled)
X	X	L	H	X	X	X	H	X	I/O ₀ to I/O ₇ in high impedance
X	X	L	H	X	X	X	L	X	Flip-flop output appears on I/O _n lines
L	X	X	X	X	X	X	X	X	Asynchronous reset for all flip-flops
H	L	X	X	X	X	X	X	↑	Synchronous reset for all flip-flops
H	H	L	L	X	X	X	X	↑	Parallel load all flip-flops
H	H	(not LL)		H	X	X	X	↑	Hold
H	H	(not LL)		X	H	X	X	↑	Hold (\overline{TC} held High)
H	H	(not LL)		L	L	H	X	↑	Count up
H	H	(not LL)		L	L	L	X	↑	Count down

H = High voltage level

L = Low voltage level

X = Don't care

↑ = Low-to-High clock transition

(not LL) = CS and PE should never be Low voltage level at the same time..

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
I _{OUT}	Current applied to output in Low output state	\overline{TC}	40
		I/O ₀	48
T _A	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _H	High-level input voltage	2.0			V
V _L	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
I _{OH}	High-level output current	\overline{TC}		-1	mA
		I/O _n		-3	mA
I _{OL}	Low-level output current	\overline{TC}		20	mA
		I/O _n		24	mA
T _A	Operating free-air temperature range	0		70	°C

Counter

FAST 74F579

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS ¹			LIMITS			UNIT
						Min	Typ ²	Max	
V_{OH}	High-level output voltage	\overline{TC}	$V_{CC} = \text{MIN}$ $V_{IL} = \text{MAX}$ $V_{IH} = \text{MIN}$ ($V_{IL} = 0.0V, V_{IH} = 4.5V$ for \overline{MR}, CP inputs)	$I_{OH} = -1mA$	$\pm 10\%V_{CC}$	2.5			V
					$\pm 5\%V_{CC}$	2.7	3.4		V
		I/O_n		$I_{OH} = -3mA$	$\pm 10\%V_{CC}$	2.4	3.3		V
					$\pm 5\%V_{CC}$	2.7	3.3		V
V_{OL}	Low-level output voltage		$V_{CC} = \text{MIN}$ $V_{IL} = \text{MAX}$ $V_{IH} = \text{MIN}$	$I_{OL} = \text{MAX}$	$\pm 10\%V_{CC}$		0.35	0.50	V
					$\pm 5\%V_{CC}$		0.35	0.50	V
V_{IK}	Input clamp voltage		$V_{CC} = \text{MIN}, I_I = I_{IK}$				-0.73	-1.2	V
I_I	Input current at maximum input voltage	I/O_n	$V_{CC} = \text{MAX}, V_I = 5.5V$					1	mA
		others	$V_{CC} = \text{MAX}, V_I = 7.0V$					100	μA
I_{IH}	High-level input current	except	$V_{CC} = \text{MAX}, V_I = 2.7V$					20	μA
I_{IL}	Low-level input current	I/O_n	$V_{CC} = \text{MAX}, V_I = 0.5V$					-0.6	mA
$I_{OZH} + I_{IH}$	Off state output current, High-level voltage applied	I/O_n	$V_{CC} = \text{MAX}, V_O = 2.7V$					70	μA
$I_{OZL} + I_{IL}$	Off state output current, Low-level voltage applied		$V_{CC} = \text{MAX}, V_O = 0.5V$					-600	μA
I_{OS}	Short circuit output current ³		$V_{CC} = \text{MAX}$			-60		-150	mA
I_{CC}	Supply current (total)	I_{CCH}	$V_{CC} = \text{MAX}$				95	135	mA
		I_{CCL}					105	145	mA
		I_{CCZ}					105	150	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5V, T_A = 25^\circ C$.
- Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

Counter

FAST 74F579

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		
			Min	Typ	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	100	115		80		MHz
t _{PLH} t _{PHL}	Propagation delay CP to I/O _n	Waveform 1	5.0 5.0	7.5 7.5	10.5 10.5	4.5 5.0	11.5 11.5	ns
t _{PLH} t _{PHL}	Propagation delay CP to TC	Waveform 1	5.5 5.5	7.5 7.5	10.0 10.0	5.0 5.0	11.0 11.0	ns
t _{PLH} t _{PHL}	Propagation delay U/D to TC	Waveform 4	3.5 4.5	5.5 6.5	8.0 8.0	3.5 4.5	9.0 9.0	ns
t _{PLH} t _{PHL}	Propagation delay CET to TC	Waveform 3	3.5 3.5	5.5 6.0	7.0 8.0	3.5 3.5	8.5 8.5	ns
t _{PHL}	Propagation delay MR to I/O _n	Waveform 2	5.0	7.0	9.0	5.0	10.0	ns
t _{PLH} t _{PHL}	Propagation delay MR to TC	Waveform 4	4.0 6.0	6.5 8.0	9.0 10.5	4.0 6.0	10.5 12.5	ns
t _{PZH} t _{PZL}	Output Enable time CS to I/O _n	Waveform 6 Waveform 7	4.0 5.5	5.0 7.0	8.5 10.5	3.5 5.0	10.0 11.5	ns
t _{PHZ} t _{PLZ}	Output Disable time CS to I/O _n	Waveform 6 Waveform 7	3.0 5.0	5.0 7.5	7.5 9.5	3.0 4.5	9.0 11.0	ns
t _{PZH} t _{PZL}	Output Enable time PE to I/O _n	Waveform 6 Waveform 7	3.0 5.0	4.5 6.5	8.0 10.0	3.0 4.5	9.0 11.0	ns
t _{PHZ} t _{PLZ}	Output Disable time PE to I/O _n	Waveform 6 Waveform 7	3.0 2.5	4.0 4.0	7.5 7.5	3.0 2.0	9.0 8.5	ns
t _{PZH} t _{PZL}	Output Enable time OE to I/O _n	Waveform 6 Waveform 7	2.5 4.5	4.0 5.5	7.0 9.0	2.5 4.0	8.5 10.5	ns
t _{PHZ} t _{PLZ}	Output Disable time OE to I/O _n	Waveform 6 Waveform 7	1.0 2.0	2.5 4.0	4.0 7.0	1.0 2.0	5.5 8.0	ns

Counter

FAST 74F579


AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$		
			Min	Typ	Max	Min	Max	
$t_s(H)$ $t_s(L)$	Setup time, High or Low I/O _n to CP	Waveform 5	3.0 3.0			4.0 4.0		ns
$t_h(H)$ $t_h(L)$	Hold time, High or Low I/O _n to CP	Waveform 5	0 0			0 0		ns
$t_s(H)$ $t_s(L)$	Setup time, High or Low U/ \bar{D} to CP	Waveform 5	8.0 8.0			9.0 9.0		ns
$t_h(H)$ $t_h(L)$	Hold time, High or Low U/ \bar{D} to CP	Waveform 5	0 0			0 0		ns
$t_s(H)$ $t_s(L)$	Setup time, High or Low \overline{PE} , \overline{SR} or \overline{CS} to CP	Waveform 5	9.5 9.5			10.0 10.0		ns
$t_h(H)$ $t_h(L)$	Hold time, High or Low \overline{PE} , \overline{SR} or \overline{CS} to CP	Waveform 5	0 0			0 0		ns
$t_s(H)$ $t_s(L)$	Setup time, High or Low \overline{CEP} or \overline{CET} to CP	Waveform 5	5.0 9.0			5.5 10.5		ns
$t_h(H)$ $t_h(L)$	Hold time, High or Low \overline{CEP} or \overline{CET} to CP	Waveform 5	0 0			0 0		ns
$t_w(H)$ $t_w(L)$	CP Pulse width, High or Low	Waveform 1	4.5 4.5			4.5 4.5		ns
$t_w(L)$	\overline{MR} Pulse width, Low	Waveform 2	3.0			3.0		ns
t_{REC}	Recovery time, \overline{MR} to CP	Waveform 2	4.0			4.5		ns


Counter

FAST 74F579


AC WAVEFORMS




Waveform 1. Propagation Delay, Clock Input To Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time




Waveform 3. Propagation Delay, CET Input to Terminal Count Output




Waveform 4. Propagation Delay, U/D and MR inputs to Terminal Count Output



Waveform 5. Setup And Hold Times



Waveform 6. 3-State Output Enable Time To High Level And Output Disable Time From High Level




Waveform 7. 3-State Output Enable Time To Low Level And Output Disable Time From Low Level

NOTE: For all waveforms, $V_M = 1.5V$.
The shaded areas indicate when the input is permitted to change for predictable output performance.

Counter

FAST 74F579

TEST CIRCUIT AND WAVEFORMS




Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH
t_{PLZ}	closed
t_{PZL}	closed
All other	open

DEFINITIONS

- R_L = Load resistor; see AC CHARACTERISTICS for value.
- C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



$V_M = 1.5V$
Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	t_W	t_{TLH}	t_{THL}
74F	3.0V	1MHz	500ns	2.5ns	2.5ns