



54/7401 54H/74H01

QUAD 2-INPUT NAND GATE (With Open-Collector Output)


CONNECTION DIAGRAMS PINOUT A



PINOUT B



PINOUT C



ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0\text{ V} \pm 5\%$, $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	$V_{CC} = +5.0\text{ V} \pm 10\%$, $T_A = -55^\circ\text{C to } +125^\circ\text{C}$	
Plastic	A	7401PC		9A
DIP (P)	B	74H01PC		
Ceramic	A	7401DC	5401DM	6A
DIP (D)	B	74H01DC	54H01DM	
Flatpak (F)	C	7401FC, 74H01FC	5401FM, 54H01FM	3I

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PINS	54/74 (U.L.) HIGH/LOW	54/74H (U.L.) HIGH/LOW
Inputs	1.0/1.0	1.25/1.25
Outputs	OC**/10	OC**/12.5

DC AND AC CHARACTERISTICS: See Section 3*

SYMBOL	PARAMETER	54/74		54/74H		UNITS	CONDITIONS
		Min	Max	Min	Max		
I_{CCH}	Power Supply	8.0		10		mA	$V_{IN} = \text{Gnd}$
I_{CCL}	Current	22		40			$V_{IN} = \text{Open}$
t_{PLH} t_{PHL}	Propagation Delay	45 15		15 12		ns	Figs. 3-2, 3-4

*DC limits apply over operating temperature range; AC limits apply at $T_A = +25^\circ\text{C}$ and $V_{CC} = +5.0\text{ V}$.

**OC — Open Collector