

# 54H/74H108

## DUAL JK EDGE-TRIGGERED FLIP-FLOP (With Separate Sets, A Common Clear and Clock)

**DESCRIPTION** — The '108 is a high speed JK negative edge-triggered flip-flop. It features individual J, K, and asynchronous Set inputs to each flip-flop as well as common clock and asynchronous Clear inputs. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic state of J and K inputs may be allowed to change when the clock pulse is in a HIGH state and the bistable will perform according to the Truth Table as long as minimum setup times are observed. Input data is transferred to the outputs on the falling edge of the clock pulse.

### TRUTH TABLE

INPUTS		OUTPUT
@ $t_n$		@ $t_{n+1}$
J	K	Q
L	L	$Q_n$
L	H	L
H	L	H
H	H	$\bar{Q}_n$

### Asynchronous Inputs:

LOW input to  $\bar{S}_D$  sets Q to HIGH level  
 LOW input to  $\bar{C}_D$  sets Q to LOW level  
 Clear and Set are independent of clock  
 Simultaneous LOW on  $\bar{C}_D$  and  $\bar{S}_D$   
 makes both Q and  $\bar{Q}$  HIGH

$t_n$  = Bit time before clock pulse.  
 $t_{n+1}$  = Bit time after clock pulse.  
 H = HIGH Voltage Level  
 L = LOW Voltage Level

### ORDERING CODE: See Section 9


PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0\text{ V} \pm 5\%$ , $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	$V_{CC} = +5.0\text{ V} \pm 10\%$ , $T_A = -55^\circ\text{C to } +125^\circ\text{C}$	
Plastic DIP (P)	A	74H108PC		9A
Ceramic DIP (D)	A	74H108DC	54H108DM	6A
Flatpak (F)	A	74H108FC	54H108FM	3I

### INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions


PIN NAMES	DESCRIPTION	54/74H (U.L.) HIGH/LOW
J <sub>1</sub> , J <sub>2</sub> , K <sub>1</sub> , K <sub>2</sub>	Data Inputs	1.25/1.25
$\bar{C}_P$	Clock Pulse Input (Active Falling Edge)	0*/6.0
$\bar{C}_D$	Direct Clear Input (Active LOW)	5.0/2.5
$\bar{S}_{D1}$ , $\bar{S}_{D2}$	Direct Set Inputs (Active LOW)	2.5/1.25
Q <sub>1</sub> , Q <sub>2</sub> , $\bar{Q}_1$ , $\bar{Q}_2$	Outputs	12.5/12.5

\* $\bar{C}_P$  Sourcing Current, see DC Characteristics Table

### CONNECTION DIAGRAM PINOUT A




### LOGIC SYMBOL



$V_{CC}$  = Pin 14  
 GND = Pin 7

LOGIC DIAGRAM (one half shown)



## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74H		UNITS	CONDITIONS
		Min	Max		
$I_{IH}$	Input HIGH Current at $\overline{CP}$	0	-1.0	mA	$V_{CC} = \text{Max}, V_{CP} = 2.4 \text{ V}$
$I_{CC}$	Power Supply Current		76	mA	$V_{CC} = \text{Max}, V_{CP} = 0 \text{ V}$

AC CHARACTERISTICS:  $V_{CC} = +5.0 \text{ V}$ ,  $T_A = +25^\circ \text{C}$  (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74H		UNITS	CONDITIONS
		$C_L = 25 \text{ pF}$ $R_L = 280 \Omega$			
		Min	Max		
$f_{max}$	Maximum Clock Frequency	40		MHz	Figs. 3-1, 3-9
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{CP}$ to $Q_n$ or $\overline{Q}_n$		15 20	ns	Figs. 3-1, 3-9
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{C}_D$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$		12 20	ns	$V_{CP} \geq 2.0 \text{ V}$ Figs. 3-1, 3-10
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{C}_D$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$		12 35	ns	$V_{CP} \leq 0.8 \text{ V}$ Figs. 3-1, 3-10

AC OPERATING REQUIREMENTS:  $V_{CC} = +5.0 \text{ V}$ ,  $T_A = +25^\circ \text{C}$ 

SYMBOL	PARAMETER	54/74H		UNITS	CONDITIONS
		Min	Max		
$t_s$ (H) $t_s$ (L)	Setup Time $J_n$ or $K_n$ to $\overline{CP}$	10 13		ns	Fig. 3-7
$t_h$ (H) $t_h$ (L)	Hold Time $J_n$ or $K_n$ to $\overline{CP}$	0 0		ns	
$t_w$ (H) $t_w$ (L)	$\overline{CP}$ Pulse Width	10 15		ns	Fig. 3-9
$t_w$ (L)	$\overline{C}_D$ or $\overline{S}_{Dn}$ Pulse Width LOW	16		ns	Fig. 3-10