

54LS/74LS534

OCTAL D-TYPE FLIP-FLOP (With 3-State Outputs)

DESCRIPTION — The '534 is a high speed, low power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (\overline{OE}) is common to all flip-flops. The '534 is manufactured using advanced low power Schottky technology and is compatible with all Fairchild TTL families. The '534 is the same as the '374 except that the outputs are inverted. For detailed specifications please see the '374 data sheet.

- **EDGE-TRIGGERED D-TYPE INPUTS**
- **BUFFERED POSITIVE EDGE-TRIGGERED CLOCK**
- **3-STATE OUTPUTS FOR BUS ORIENTED APPLICATIONS**


ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0\text{ V} \pm 5\%$, $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	$V_{CC} = +5.0\text{ V} \pm 10\%$, $T_A = -55^\circ\text{C to } +125^\circ\text{C}$	
Plastic DIP (P)	A	74LS534PC		9Z
Ceramic DIP (D)	A	74LS534DC	54LS534DM	4E
Flatpak (F)	A	74LS534FC	54LS534FM	4F


INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
$D_0 - D_7$	Data Inputs	0.5/0.25
CP	Clock Pulse Input (Active Rising Edge)	0.5/0.25
\overline{OE}	3-State Output Enable Input (Active LOW)	0.5/0.25
$\overline{O}_0 - \overline{O}_7$	Complementary 3-State Outputs	65/15 (25)/(7.5)

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL



V_{CC} = Pin 20
GND = Pin 10