



74LVQ373

Low Voltage Octal Transparent Latch with TRI-STATE® Outputs

General Description


The LVQ373 consists of eight latches with TRI-STATE outputs for bus organized system applications. The latches appear transparent to the data when Latch Enable (LE) is HIGH. When LE is low, the data satisfying the input timing requirements is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the bus output is in the high impedance state.

Features


- Ideal for low power/low noise 3.3V applications
- Implements patented Quiet Series EMI reduction circuitry
- Available in SOIC JEDEC, SOIC EIAJ and QSOP packages
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Improved latch-up immunity
- Guaranteed incident wave switching into 75Ω
- 4 kV minimum ESD immunity
- MIL-STD-883 54ACQ products are available for Military/Aerospace applications

Ordering Code: See Section 11

Logic Symbols




TL/F/11359-1



TL/F/11359-2

Connection Diagram

Pin Assignment for SOIC and QSOP



TL/F/11359-3

Pin Names	Description
D ₀ -D ₇	Data Inputs
LE	Latch Enable Input
OE	Output Enable Input
O ₀ -O ₇	TRI-STATE Latch Outputs

	SOIC JEDEC	SOIC EIAJ	SSOP JEDEC
Order Number	74LVQ373SC 74LVQ373SCX	74LVQ373SJ 74LVQ373SJX	74LVQ373QSC 74LVQ373QSCX
See NS Package Number	M20B	M20D	MQA20

Functional Description

The LVQ373 contains eight D-type latches with TRI-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE standard outputs are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the standard outputs are in the 2-state mode. When \overline{OE} is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Truth Table

Inputs			Outputs
LE	\overline{OE}	D_n	O_n
X	H	X	Z
H	L	L	L
H	L	H	H
L	L	X	O_0

H = HIGH Voltage Level


L = LOW Voltage Level

Z = High Impedance

X = Immaterial

O_0 = Previous O_0 before HIGH to Low transition of Latch Enable

Logic Diagram



TL/F/11359-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	-0.5V to +7.0V
DC Input Diode Current (I_{IIK})	
$V_I = -0.5V$	-20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V_I)	-0.5V to $V_{CC} + 0.5V$
DC Output Diode Current (I_{OK})	
$V_O = -0.5V$	-20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V_O)	-0.5V to $V_{CC} + 0.5V$
DC Output Source or Sink Current (I_O)	± 50 mA
DC V_{CC} or Ground Current (I_{CC} or I_{GND})	± 400 mA
Storage Temperature (T_{STG})	-65°C to +150°C
DC Latch-Up Source or Sink Current	± 300 mA

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

DC Characteristics

Recommended Operating Conditions

Supply Voltage (V_{CC})	2.0V to 3.6V
LVQ	
Input Voltage (V_I)	0V to V_{CC}
Output Voltage (V_O)	0V to V_{CC}
Operating Temperature (T_A)	-40°C to +85°C
74LVQ	
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
V_{IN} from 0.8V to 2.0V	
$V_{CC} @ 3.0V$	125 mV/ns

Symbol	Parameter	V_{CC} (V)	74LVQ373		Units	Conditions		
			$T_A = +25^\circ C$					
			Typ	Guaranteed Limits				
V_{IH}	Minimum High Level Input Voltage	3.0	1.5	2.0	2.0	V $V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$		
V_{IL}	Maximum Low Level Input Voltage	3.0	1.5	0.8	0.8	V $V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$		
V_{OH}	Minimum High Level Output Voltage	3.0	2.99	2.9	2.9	V $I_{OUT} = -50 \mu A$		
		3.0		2.58	2.48	V $*V_{IN} = V_{IL}$ or V_{IH} $I_{OH} = -12 mA$		
V_{OL}	Maximum Low Level Output Voltage	3.0	0.002	0.1	0.1	V $I_{OUT} = 50 \mu A$		
		3.0		0.36	0.44	V $*V_{IN} = V_{IL}$ or V_{IH} $I_{OL} = 12 mA$		
I_{IN}	Maximum Input Leakage Current	3.6		± 0.1	± 1.0	μA $V_I = V_{CC}, GND$		

*All outputs loaded; thresholds on input associated with output under test.

DC Electrical Characteristics (Continued)

Symbol	Parameter	V _{CC} (V)	74LVQ373		Units	Conditions
			T _A = +25°C	T _A = -40°C to +85°C		
			Typ	Guaranteed Limits		
I _{OLD}	†Minimum Dynamic Output Current	3.6		36	mA	V _{OLD} = 0.8V Max (Note 1)
I _{OHD}		3.6		-25	mA	V _{OHD} = 2.0V Min (Note 1)
I _{CC}	Maximum Quiescent Supply Current	3.6		4.0	μA	V _{IN} = V _{CC} or GND
I _{OZ}	Maximum TRI-STATE Leakage Current	3.6		±0.25	μA	V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , GND V _O = V _{CC} , GND
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3	0.4	0.8	V	(Notes 2, 3)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3	-0.3	-0.8	V	(Notes 2, 3)
V _{IHD}	Maximum High Level Dynamic Input Voltage	3.3	1.7	2.0	V	(Notes 2, 4)
V _{ILD}	Maximum Low Level Dynamic Input Voltage	3.3	1.6	0.8	V	(Notes 2, 4)

†Maximum test duration 2.0 ms, one output loaded at a time.

Note 1: Incident wave switching on transmission lines with impedances as low as 75Ω for commercial temperature range is guaranteed for 74LVQ.

Note 2: Worst case package.

Note 3: Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V; one output at GND.

Note 4: Max number of Data Inputs (n) switching. (n - 1) inputs switching 0V to 3.3V. Input-under-test switching: 3.3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f = 1 MHz.**AC Electrical Characteristics:** See Section 2 for Test Methodology

Symbol	Parameter	V _{CC} (V)	74LVQ373			Units		
			T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF			
			Min	Typ	Max			
t _{PHL} , t _{PLH}	Propagation Delay D _n to O _n	2.7 3.3 ± 0.3	2.5 2.5	9.6 8.0	14.8 10.5	2.5 2.5	16.0 11.0	ns
t _{PLH} , t _{PHL}	Propagation Delay LE to O _n	2.7 3.3 ± 0.3	2.5 2.5	9.6 8.0	16.9 12.0	2.5 2.5	18.0 12.5	ns
t _{PZL} , t _{PZH}	Output Enable Time	2.7 3.3 ± 0.3	2.5 2.5	10.2 8.5	18.3 13.0	2.5 2.5	19.0 13.5	ns
t _{PHZ} , t _{PLZ}	Output Disable Time	2.7 3.3 ± 0.3	1.0 1.0	10.8 9.0	20.4 14.5	1.0 1.0	21.0 15.0	ns
t _{OSHL} , t _{OSLH}	Output to Output Skew*	2.7 3.3 ± 0.3		1.0 1.0	1.5 1.5		1.5 1.5	ns

*Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design.

AC Operating Requirements: See Section 2 for Test Methodology

Symbol	Parameter	V _{CC} (V)	74LVQ373		74LVQ373	Units
			T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF	
			Typ	Guaranteed Minimum		
t _S	Setup Time, HIGH or LOW	2.7 3.3 ± 0.3	0 0	4.0 3.0	4.5 3.0	ns
t _H	Hold Time, HIGH or LOW	2.7 3.3 ± 0.3	0 0	1.5 1.5	1.5 1.5	ns
t _W	LE Pulse Width, HIGH	2.7 3.3 ± 0.3	2.4 2.0	5.0 4.0	6.0 4.0	ns

Capacitance

Symbol	Parameter	Typ	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = Open
C _{PD} (Note 1)	Power Dissipation Capacitance	39	pF	V _{CC} = 3.3V

Note 1: C_{PD} is measured at 10 MHz.