#### **ADVANCE INFORMATION**



# 74LVT16244 3.3V ABT 16-Bit Buffer/Line Driver with TRI-STATE® Outputs

#### **General Description**

The LVT16244 contains sixteen non-inverting buffers with TRI-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble controlled. Individual TRI-STATE control inputs can be shorted together for 8-bit or 16-bit operation.


These bus buffers and line drivers are designed for low-voltage (3.3V) V<sub>CC</sub> applications, but with the capability to provide a TTL interface to a 5V environment. The LVT16244 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.

#### **Features**

- Input and output interface capability to systems at 5V VCC
- Bus-Hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Available in SSOP and TSSOP
- Functionally compatible with the 74 series 16244
- Latch-up performance exceeds 500 mA

Ordering Code: See Section 11

**Logic Symbol** 



Pin Names	Description
ŌĒn	Output Enable Inputs (Active Low)
10-115	Inputs
O <sub>0</sub> -O <sub>15</sub>	Outputs

	SSOP	TSSOP JEDEC
Order Number	74LVT16244MEA	74LVT16244MTD
	74LVT16244MEAX	74LVT16244MTDX
See NS Package Number	MS48A	MTD48

#### **Connection Diagram**

#### Pin Assignment for SSOP and TSSOP

- S		
ŌE <sub>1</sub> —	1	48 - OE <sub>2</sub>
o <sub>o</sub> —	2	47 <b>-</b> 1 <sub>0</sub>
o <sub>1</sub> —	3	46 — I <sub>1</sub>
GND —	4	45 — GND
o <sub>2</sub> —	5	44 - 12
o <sub>3</sub> —	6	43 — I <sub>3</sub>
v <sub>cc</sub> —	7	42 - V <sub>CC</sub>
0₄ —	8	41 - 14
o <sub>5</sub> —	9	40 — I <sub>5</sub>
GND —	10	39 <b>—</b> GND
o <sub>6</sub> —	11	38 <b>—</b> I <sub>6</sub>
o <sub>7</sub> —	12	37 – 1 <sub>7</sub>
o <sub>8</sub> —	13	36 — I <sub>8</sub>
o <sub>g</sub> —	14	35 — Ig
GND —	15	34 — GND
o <sub>10</sub> —	16	33 — I <sub>10</sub>
o <sub>11</sub> —	17	32 — I <sub>1 1</sub>
v <sub>cc</sub> —	18	31 — V <sub>CC</sub>
o <sub>12</sub> —	19	30 — I <sub>12</sub>
0,3-	20	29 — 1 <sub>13</sub>
GND —	21	28 — GND
014	22	27 — I <sub>14</sub>
o <sub>15</sub> —	23	26 — I <sub>15</sub>
OE <sub>4</sub> -	24	25 — OE <sub>3</sub>

TL/F/12019-2

## **Functional Description**

The LVT16244 contains sixteen non-inverting buffers with TRI-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation.

### **Truth Tables**

Inputs		Outputs
ŌE <sub>1</sub>	I <sub>0</sub> -I <sub>3</sub>	00-03
L	L	٦
L	Н	н
Н	X	Z

Inputs		Outputs
ŌE₃	l <sub>8</sub> -l <sub>11</sub>	O <sub>8</sub> -O <sub>11</sub>
L	L	L
L	Н	Н
Н	X	Z .

H = High Voltage Level

L = Low Voltage Level

Inputs		Outputs
ŌE <sub>2</sub>	I <sub>4</sub> -I <sub>7</sub>	04-07
L	L	L
L	н	н
н	Х	Z

In	puts	Outputs
ŌE <sub>4</sub>	l <sub>12</sub> -l <sub>15</sub>	O <sub>12</sub> -O <sub>15</sub>
L	L	L
L	Н	н
н	X	Z

X = Immaterial

Z = High Impedance

## **Logic Diagram**

$$\overline{OE}_1$$
 $O_{0-3}$ 
 $\overline{OE}_2$ 
 $O_{4-7}$ 
 $\overline{OE}_3$ 
 $O_{8-11}$ 
 $\overline{OE}_4$ 
 $O_{12-15}$ 

TL/F/12019-3