

## 74LVX3245 8-Bit Dual Supply Translating Transceiver with 3-STATE Outputs

### General Description

The LVX3245 is a dual-supply, 8-bit translating transceiver that is designed to interface between a 3V bus and a 5V bus in a mixed 3V/5V supply environment. The Transmit/Receive (T/R) input determines the direction of data flow. Transmit (active-HIGH) enables data from A ports to B ports; Receive (active-LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a HIGH Z condition. The A port interfaces with the 3V bus; the B port interfaces with the 5V bus.

The LVX3245 is suitable for mixed voltage applications such as notebook computers using 3.3V CPU and 5V peripheral components.

### Features


- Bidirectional interface between 3V and 5V buses
- Inputs compatible with TTL level
- 3V data flow at A port and 5V data flow at B port
- Outputs source/sink 24 mA
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Available in SOIC, QSOP and TSSOP packages
- Implements proprietary EMI reduction circuitry
- Functionally compatible with the 74 series 245

### Ordering Code:


Order Number	Package Number	Package Description
74LVX3245WM	M24B	24-Lead (0.300" Wide) Molded Small Outline Package (WM)
74LVX3245QSC	MQA24	24-Lead (0.150" Wide) Molded Shrink Small Outline Package, JEDEC
74LVX3245MTC	MTC24	24-Lead Thin Shrink Small Outline Package JEDEC 4.4mm Body Width

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

### Logic Symbol



### Connection Diagram



## Pin Descriptions


Pin Names	Description
$\overline{OE}$	Output Enable Input
$T/\overline{R}$	Transmit/Receive Input
$A_0-A_7$	Side A Inputs or 3-STATE Outputs
$B_0-B_7$	Side B Inputs or 3-STATE Outputs

## Truth Table

Inputs		Outputs
$\overline{OE}$	$T/\overline{R}$	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	HIGH-Z State

H = High Voltage Level  
 L = Low Voltage Level  
 I = Immaterial

## Logic Diagram



## Absolute Maximum Ratings (Note 1)

Supply Voltage ( $V_{CCA}, V_{CCB}$ )	-0.5V to +7.0V
DC Input Voltage ( $V_i$ ) @ $\overline{OE}$ , $T/\overline{R}$	-0.5V to $V_{CCB} + 0.5V$
DC Input/Output Voltage ( $V_{i/O}$ )	
@ A(n)	-0.5V to $V_{CCA} + 0.5V$
@ B(n)	-0.5V to $V_{CCB} + 0.5V$
DC Input Diode Current ( $I_{iN}$ )	
@ $\overline{OE}$ , $T/\overline{R}$	±20 mA
DC Output Diode Current ( $I_{oK}$ )	±50 mA
DC Output Source or Sink Current ( $I_o$ )	±50 mA
DC $V_{CC}$ or Ground Current	
per Output Pin ( $I_{CC}$ or $I_{GND}$ )	±50 mA
and Max Current @ $I_{CCA}$	±100 mA
@ $I_{CCB}$	±200 mA
Storage Temperature Range ( $T_{STG}$ )	-65°C to +150°C
DC Latch-Up Source or Sink Current	±300 mA

## Recommended Operating Conditions (Note 2)

Supply Voltage	
$V_{CCA}$	2.7V to 3.6V
$V_{CCB}$	4.5V to 5.5V
Input Voltage ( $V_i$ ) @ $\overline{OE}$ , $T/\overline{R}$	0V to $V_{CCB}$
Input/Output Voltage ( $V_{i/O}$ )	
@ A(n)	0V to $V_{CCA}$
@ B(n)	0V to $V_{CCB}$
Free Air Operating Temperature ( $T_A$ )	-40°C to +85°C
Minimum Input Edge Rate ( $\Delta t/\Delta V$ )	8 ns/V
$V_{iN}$ from 30% to 70% of $V_{CC}$	
$V_{CC}$ @ 3.0V, 4.5V, 5.5V	

**Note 1:** The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

**Note 2:** Unused Pins (inputs and I/Os) must be held HIGH or LOW. They may not float.

## DC Electrical Characteristics

Symbol	Parameter		$V_{CCA}$ (V)	$V_{CCB}$ (V)	$T_A = +25^\circ\text{C}$		$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		Units	Conditions
					Typ	Guaranteed Limits				
$V_{iHA}$	Minimum High Level Input Voltage	A(n), $T/\overline{R}$ , $\overline{OE}$	3.6	5.0		2.0	2.0		V	$V_{OUT} \leq 0.1V$ or $\geq V_{CC} - 0.1V$
		B(n)	3.3	4.5		2.0	2.0			
$V_{iHB}$			3.3	5.5		2.0	2.0			
$V_{iLA}$	Maximum Low Level Input Voltage	A(n), $T/\overline{R}$ , $\overline{OE}$	3.6	5.0	0.8	0.8	0.8	0.8	V	$V_{OUT} \leq 0.1V$ or $\geq V_{CC} - 0.1V$
		B(n)	3.3	4.5	0.8	0.8	0.8	0.8		
$V_{iLB}$			3.3	5.5	0.8	0.8	0.8			
$V_{oHA}$	Minimum High Level Output Voltage		3.0	4.5	2.99	2.9	2.9	2.9	V	$I_{OUT} = -100 \mu\text{A}$ $I_{OH} = -24 \text{mA}$ $I_{OH} = -12 \text{mA}$ $I_{OH} = -24 \text{mA}$
			3.0	4.5	2.65	2.35	2.25	2.25		
			2.7	4.5	2.5	2.3	2.2	2.2		
			2.7	4.5	2.3	2.1	2.0	2.0		
$V_{oHB}$			3.0	4.5	4.5	4.4	4.4	4.4	V	$I_{OUT} = -100 \mu\text{A}$ $I_{OH} = -24 \text{mA}$
			3.0	4.5	4.25	3.86	3.76	3.76		
$V_{oLA}$	Maximum Low Level Output Voltage		3.0	4.5	0.002	0.1	0.1	0.1	V	$I_{OUT} = 100 \mu\text{A}$ $I_{OL} = 24 \text{mA}$ $I_{OL} = 12 \text{mA}$ $I_{OL} = 24 \text{mA}$
			3.0	4.5	0.21	0.36	0.44	0.44		
			2.7	4.5	0.11	0.36	0.44	0.44		
			2.7	4.5	0.22	0.42	0.5	0.5		
$V_{oLB}$			3.0	4.5	0.002	0.1	0.1	0.1	V	$I_{OUT} = 100 \mu\text{A}$ $I_{OL} = 24 \text{mA}$
			3.0	4.5	0.18	0.36	0.44	0.44		
$I_{iN}$	Maximum Input Leakage Current @ $\overline{OE}$ , $T/\overline{R}$		3.6	5.5		±0.1	±1.0		μA	$V_i = V_{CCB}, \text{GND}$
$I_{oZA}$	Maximum 3-STATE Output Leakage @ A(n)		3.6	5.5		±0.5	±5.0		μA	$V_i = V_{iL}, V_{iH}$ $\overline{OE} = V_{CCA}$ $V_o = V_{CCA}, \text{GND}$
$I_{oZB}$	Maximum 3-STATE Output Leakage @ B(n)		3.6	5.5		±0.5	±5.0		μA	$V_i = V_{iL}, V_{iH}$ $\overline{OE} = V_{CCA}$ $V_o = V_{CCB}, \text{GND}$
$\Delta I_{CC}$	Maximum $I_{CC}/I_{input}$ @	B(n)	3.6	5.5	1.0	1.35	1.5		mA	$V_i = V_{CCB} - 2.1V$
		A(n), $T/\overline{R}$ , $\overline{OE}$	3.6	5.5		0.35	0.5		mA	$V_i = V_{CCA} - 0.6V$

## DC Electrical Characteristics (Continued)

Symbol	Parameter	V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C		Units	Conditions
				Typ	Guaranteed Limits	Typ	Guaranteed Limits		
I <sub>CCA</sub>	Quiescent V <sub>CCA</sub> Supply Current	3.6	5.5		5	50		μA	A(n) = V <sub>CCA</sub> or GND B(n) = V <sub>CCB</sub> or GND, OE = GND, T/R = GND
I <sub>CCB</sub>	Quiescent V <sub>CCB</sub> Supply Current	3.6	5.5		8	80		μA	A(n) = V <sub>CCA</sub> or GND B(n) = V <sub>CCB</sub> or GND, OE = GND, T/R = V <sub>CCA</sub>
V <sub>OLPA</sub>	Quiet Output Maximum	3.3	5.0		0.8			V	(Note 4) (Note 5)
V <sub>OLPB</sub>	Dynamic V <sub>OL</sub>	3.3	5.0		1.5			V	(Note 4) (Note 5)
V <sub>OLVA</sub>	Quiet Output Minimum	3.3	5.0		-0.8			V	(Note 4) (Note 5)
V <sub>OLVB</sub>	Dynamic V <sub>OL</sub>	3.3	5.0		-1.2			V	(Note 4) (Note 5)
V <sub>IHDA</sub>	Minimum High Level	3.3	5.0		2.0			V	(Note 4) (Note 6)
V <sub>IHDB</sub>	Dynamic Input Voltage	3.3	5.0		2.0			V	(Note 4) (Note 6)
V <sub>ILDA</sub>	Maximum Low Level	3.3	5.0		0.8			V	(Note 4) (Note 6)
V <sub>ILDB</sub>	Dynamic Input Voltage	3.3	5.0		0.8			V	(Note 4) (Note 6)

**Note 3:** Maximum test duration 2.0 ms, one output loaded at a time.

**Note 4:** Worst case package.

**Note 5:** Max number of outputs defined as (n). Data inputs are driven 0V to V<sub>CC</sub> level; one output at GND.

**Note 6:** Max number of Data Inputs (n) switching. (n-1) inputs switching 0V to V<sub>CC</sub> level. Input-under-test switching: V<sub>CC</sub> level to threshold (V<sub>IHD</sub>), 0V to threshold (V<sub>ILD</sub>), f = 1 MHz.

## AC Electrical Characteristics

Symbol	Parameters	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		Units
		V <sub>CCA</sub> = 3.3V (Note 8) V <sub>CCB</sub> = 5.0V (Note 7)			V <sub>CCA</sub> = 3.3V (Note 8) V <sub>CCB</sub> = 5.0V (Note 7)		V <sub>CCA</sub> = 2.7V V <sub>CCB</sub> = 5.0V (Note 7)		
		Min	Typ	Max	Min	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay A to B	1.0	5.4	8.0	1.0	8.5	1.0	9.0	ns
t <sub>PLH</sub>	Propagation Delay B to A	1.0	5.6	7.5	1.0	8.0	1.0	8.5	ns
t <sub>PZL</sub>	Output Enable	1.0	4.8	8.0	1.0	8.5	1.0	9.0	ns
t <sub>PZH</sub>	Time OE to B	1.0	6.3	8.5	1.0	9.0	1.0	9.5	ns
t <sub>PZL</sub>	Output Enable	1.0	6.3	8.5	1.0	9.0	1.0	9.5	ns
t <sub>PZH</sub>	Time OE to A	1.0	6.8	9.0	1.0	9.5	1.0	10.0	ns
t <sub>PHZ</sub>	Output Disable	1.0	5.3	7.5	1.0	8.0	1.0	8.5	ns
t <sub>PLZ</sub>	Time OE to B	1.0	4.2	7.0	1.0	7.5	1.0	8.0	ns
t <sub>PHZ</sub>	Output Disable	1.0	5.3	8.0	1.0	8.5	1.0	9.0	ns
t <sub>PLZ</sub>	Time OE to A	1.0	3.7	6.5	1.0	7.0	1.0	7.5	ns
t <sub>OSSL</sub>	Output to Output Skew (Note 9)		1.0	1.5		1.5		1.5	ns

**Note 7:** Voltage Range 5.0V is 5.0V ±0.5V.

**Note 8:** Voltage Range 3.3V is 3.3V ±0.3V.

**Note 9:** Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>OSSL</sub>) or LOW to HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

## Capacitance


Symbol	Parameter	Typ	Units	Conditions
$C_{IN}$	Input Capacitance	4.5	pF	$V_{CC} = \text{Open}$
$C_{I/O}$	Input/Output Capacitance	15	pF	$V_{CCA} = 3.3V$ $V_{CCB} = 5.0V$
$C_{PD}$	Power Dissipation	A $\rightarrow$ B	55	pF $V_{CCB} = 5.0V$ $V_{CCA} = 3.3V$
	Capacitance	B $\rightarrow$ A	40	

**Note 10:**  $C_{PD}$  is measured at 10 MHz

## 8-Bit Dual Supply Translating Transceiver


The LVX3245 is a dual supply device capable of bidirectional signal translation. This level shifting ability provides an efficient interface between low voltage CPU local bus with memory and a standard bus defined by 5V I/O levels. The device control inputs can be controlled by either the low voltage CPU and core logic or a bus arbitrator with 5V I/O levels.

Manufactured on a sub-micron CMOS process, the LVX3245 is ideal for mixed voltage applications such as notebook computers using 3.3V CPU's and 5V peripheral devices.






**Physical Dimensions** inches (millimeters) unless otherwise noted




**24-Lead (0.300" Wide) Molded Small Outline Package (WM)**  
**Package Number M24B**



**24-Lead (0.150" Wide) Molded Shrink Small Outline Package, JEDEC**  
**(also known as: QSOP)**  
**Package Number MQA24**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



**24-Lead Thin Shrink Small Outline Package JEDEC 4.4mm Body Width  
Package Number MTC24**

MTC24 (REV B)

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

**Fairchild Semiconductor Corporation Americas**  
Customer Response Center  
Tel: 1-888-522-5372

**Fairchild Semiconductor Europe**  
Fax: +49 (0) 1 80-530 85 86  
Email: europe.support@nsc.com  
Deutsch Tel: +49 (0) 8 141-35-0  
English Tel: +44 (0) 1 793-85-68-56  
Italy Tel: +39 (0) 2 57 5631

**Fairchild Semiconductor Hong Kong Ltd.**  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: +862 2737-7200  
Fax: +852 2314-0061

**National Semiconductor Japan Ltd.**  
Tel: 81-3-5620-6175  
Fax: 81-3-5620-6179

www.fairchildsemi.com