

Silicon Gate MOS 8102-2

1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY

- Access Time 850ns Max.
- Single +5 Volts Supply Voltage
- Directly TTL Compatible All Inputs and Output
- Static MOS No Clocks or Refreshing Required
- Low Power Typically 150 mW
- Three-State Output OR-Tie Capability

- Simple Memory Expansion Chip Enable Input
- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs Have Protection Against Static Charge
- Low Cost Packaging 16 Pin Plastic Dual-In-Line Configuration


The Intel 8102-2 is a 1024 word by one bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The 8102-2 is designed for microcomputer memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, output, and a single +5 volt supply. A separate chip enable (CE) lead allows easy selection of an individual package when outputs are OR-tied.

The Intel®8102-2 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C

Storage Temperature -65°C to +150°C

Voltage On Any Pin

With Respect To Ground -0.5V to +7V

Power Dissipation 1 Watt

*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS


 $T_A = 0$ °C to +70 °C, $V_{CC} = 5V \pm 5\%$ unless otherwise specified

SYMBOL	PARAMETER	LIMITS				7007 001171710110	
		MIN.	TYP.(1)	MAX.	UNIT	TEST CONDITIONS	
I _{LI}	INPUT LOAD CURRENT (ALL INPUT PINS)			10	μΑ	V _{IN} = 0 to 5.25V	
I _{LOH}	OUTPUT LEAKAGE CURRENT			10	μΑ	CE = 2.2V, V _{OUT} = 4.0V	
I _{LOL}	OUTPUT LEAKAGE CURRENT			-100	μΑ	CE = 2.2V, V _{OUT} = 0.45V	
I _{CC1}	POWER SUPPLY CURRENT		30	60	mA	ALL INPUTS = 5.25V DATA OUT OPEN T _A = 25°C	
l _{CC2}	POWER SUPPLY CURRENT			70	mA	ALL INPUTS = 5.25V DATA OUT OPEN T _A = 0°C	
V _{IL}	INPUT "LOW" VOLTAGE	-0.5		+0.65	V		
V _{IH}	INPUT "HIGH" VOLTAGE	2.2		V _{CC}	V		
V _{OL}	OUTPUT "LOW" VOLTAGE	1		+0.45	V	I _{OL} = 1.9mA	
V _{OH}	OUTPUT "HIGH" VOLTAGE	2.2			V	I _{OH} = -100μA	


⁽¹⁾ Typical values are for $T_A = 25^{\circ}$ C and nominal supply voltage.

TYPICAL D.C. CHARACTERISTICS

POWER SUPPLY CURRENT VS. AMBIENT TEMPERATURE



POWER SUPPLY CURRENT VS.



A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ unless otherwise specified

SYMBOL	PARAMETER	MIN.	TYP. (1)	MAX.	UNIT	
READ CYCLE						
t _{RC}	READ CYCLE	850			ns	
t _A	ACCESS TIME		500	850	ns	
tco	CHIP ENABLE TO OUTPUT TIME			500	ns	
t _{OH1}	PREVIOUS READ DATA VALID WITH RESPECT TO ADDRESS	50			ns	
t _{OH2}	PREVIOUS READ DATA VALID WITH RESPECT TO CHIP ENABLE	0			ns	
WRITE CYCL	E					
t _{WC}	WRITE CYCLE	850			ns	
t _{AW}	ADDRESS TO WRITE SETUP TIME	200			ns	
t _{WP}	WRITE PULSE WIDTH	600			ns	
t _{WR}	WRITE RECOVERY TIME	50			ns	
t _{DW}	DATA SETUP TIME	650	1		ns	
t _{DH}	DATA HOLD TIME	100			ns	
tcw	CHIP ENABLE TO WRITE SETUP TIME	750			ns	

(1) Typical values are for TA=25°C and nominal supply voltage.

A.C. CONDITIONS OF TEST

Input Pulse Levels:

+0.65 Volt to 2.2 Volt

Input Pulse Rise and Fall Times:

20 nsec

Timing Measurement Reference Level:

1.5 Volt

Output Load:


1 TTL Gate and $C_L = 100 pF$

CAPACITANCE $T_A = 25$ °C, f = 1MHz


SYMBOL	TEST	LIMITS (pF)		
3 TIVIBUL	IESI	TYP.	MAX.	
C _{IN}	INPUT CAPACITANCE (ALL INPUT PINS) V _{IN} = 0V	3	5	
C _{OUT}	OUTPUT CAPACITANCE V _{OUT} = 0V	7	10	

WAVEFORMS


READ CYCLE





WRITE CYCLE





TYPICAL D.C. CHARACTERISTICS














TYPICAL A.C. CHARACTERISTICS

