8-BIT CONTENT ADDRESSABLE
MEMORY (4×2 CAM)

## DESCRIPTION

The 8220 CAM Element is a high speed monolithic array, incorporating the necessary addressing logic and eight identical memory cells organized as four words, each being two bits long. In reference to data-in/data-stored, the 8220 can be conditioned to perform the following functions: associate, write-in only, and read-out only.

When addressed into the "ASSOCIATE" mode, this element offers the novel capability of data association, where each cell ( $M_{n j}$ ) will respond with a "Match" or "Mismatch" answer $\left(Y_{n}\right)$ to each bit presented to the data inputs $\left(l_{j}\right)$, depending on presence or absence of an alike bit stored within the cell.

Write-in can be simultaneously done to all bits, or one bit at a time. Read-out of stored information is performed on
one word at a time. Cell-selection for read and write is performed by proper addressing of $Y_{n}$ and $A_{n}$ lines.

The element's output structures $\left(\mathbf{Y}_{\mathrm{n}}\right.$ and $\left.\mathrm{D}_{\mathbf{j}}\right)$ are of the "bare collector" variety and can be mutually connected, thus allowing direct expansion when multiple packages are employed. Expansion of the CAM may be implemented in

## DIGITAL 8000 SERIES TTL/MEMORY

both directions, i.e., in the word length and in the number of words.

The CAM circuit structure is the familiar TTL type (DCL Family) and fully compatible with TTL and DTL input/ output structures.

## FEATURES

- WRITE ENABLE CONTROL LINES
- ASSOCIATE CONTROL LINES
- ADDRESS SELECT CONTROL LINES
- ASSOCIATES IN 20nsec TYP.
- 16 PIN PACKAGE (1/3 SIZE OF 24 PIN PACKAGE)
- OPEN COLLECTOR OUTPUTS
- DIODE PROTECTED INPUTS


## APPLICATIONS

DATA-TO-MEMORY COMPARISON
PATTERN RECOGNITION
HIGH SPEED INFORMATION RETRIEVAL CACHE MEMORY AUTO CORRELATION VIRTUAL MEMORY LEARNING MEMORY

## LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS $\left(0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{A} \leqslant 75^{\circ} \mathrm{C} ; 4.75 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{CC}} \leqslant 5.25 \mathrm{~V}\right)$

$T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$


NOTES:

1. All voltage and capacitance measurements are raferenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tled to zero volte.
3. Positive current is defined as Into the terminal referenced.
4. Positive NAND logic definition: "UP" Level $=$ " 1 ", "DOWN" Level $={ }^{\prime \prime} \mathbf{0}^{\prime \prime}$.
5. Precautlonary measures should be taken to ensure current Ilmiting In accordance with Absolute Maximum Ratings
should the isolation diodes become forward biased.
6. Measurements apply to each gate element independently.
7. Manufacturer reserves the right to make design and process changes and Improvements.
8. Prior to this test write in a "O" in all or desired Memory celle as follows: $W J=\|=O V, A j=V_{C C}$.
9. Output sink current is supplied through a resistor to $\mathrm{V}_{\mathrm{CC}}$ -
10. Connect an external 1 K ohm $+1 \%$ resistor from $V_{C C}$ to the output terminal for this test.
11. See $A C$ test Figures on the following pages.

## MODE OF OPERATION



AC TEST FIGURES AND WAVEFORMS

## ASSOCIATE DELAY AND INPUT DELAY




Notes:

1. When checking $\overline{A_{0}}$ let $\overline{A_{1}}=" 1 "$ and when checking $\overline{A_{1}}$ let $\overline{A_{0}}=" 1 "$.
2. $\bar{W}_{0}=\bar{W}_{1}={ }^{\prime} 1 \cdots$.

INPUT DELAY

notes:

1. When checking $1_{1}, \overline{A_{1}}=" 0 "$ and $\bar{A}_{0}=" 1 "$ and when checking $1_{0}, \overline{A_{0}}=" 0 "$ and $\overline{A_{1}}=" 1 "$
2. $\overline{W_{0}}=\overline{W_{1}}=" 1 "$.

AC TEST FIGURES AND WAVEFORMS (Cont'd)


GENERAL NOTES FOR AC TESTING:

1. Use $5 k$ Probes for all AC tests TEK 169 or equivalent.
2. The Pulse Generator signal should conslst of the following Frequency: $10 \mathrm{MHz} \pm 5 \mathrm{MHz}$
Amplitude: $0 V$ to $3 V$
Rise \& Fall Times: $5 \mathrm{ne} \pm 2 \mathrm{~ns}$
3. $1=$ bit number $(i=0,1)$. $j=$ word number $(J=0,1,2,3)$.

## INPUT/OUTPUT DEFINITIONS

## II - Data Inputs

Date entering these terminals are either compared with stored information at the cell(s) in the "associate" mode or stored in the cell(s) In the "write-in" mode.
$\bar{A}_{j}$ - Assoclate Controls
A logical " 0 " at this pin enables Data-Cell association to result into a defined logical leval at the $Y_{n}$ lines (e.g. $Y_{n}={ }^{\prime \prime 1}$ $=$ Match, $Y_{n}=$ " 0 " Mismatch). A logical "1" at this pln forces all $Y_{n}$ to a"1".
$\bar{W}_{1}$ - Write Enable
A logical " 0 " at this control pin opens the gates of the selected word, allowing data-in to be stored. A loglcal "1" locks the gates such that data-in can no longer disturb the cell(s).
$\mathrm{Y}_{\mathrm{n}}$ - "Associate" Output and Address Selection Control During "Assoclate" mode these "bare collector" llnes provide output resulte of match or mismatch between input and atored
data (logical " 1 " = Match, logical " 0 " = Mismatch).
In the read and write modes these terminals act as Input controls and word-selact llines $Y$ lines $\left(Y_{1}\right)$ assoclated with words desired to accept writing of data or read-out are to be kept In the logical " 1 " state and the remaining $Y$ lines $\left(Y_{k}\right)$ to be forced to a logical " 0 " state. (Note that $A=1$ forces all $Y_{n}=1$ ).
$D_{j}$ - Data Output
These are "bare collector" output lines indicating the state of one or more selected celis. Cell-Selection is accomplished as defined under " $\mathrm{Y}_{\mathrm{n}}$ " above.

## GLOSSARY OF TERMS - SUBSCRIPTS

A. $n=$ Word number $=0,1,2$ and 3
$1=$ Bit number $=0$ or 1
1 = Input/Output number(s) assoclated with cell(s) upon which a "Write-in". "Reed-out" or other function is being performed.
$k=$ Input/Output number(s) other than "I" above.
M = Designation of Memory Cell (word) $=$ eight identical celis in each package.
B. Examples

1. $I_{i}$ for bit " 1 " equale $I_{1}$.
$M_{n j}=M_{10}=$ word "1" bit " 0 ".
2. $Y_{i}=0, Y_{k}=1$ : for $1=$ words 1 and 3 ; then $k=$ words 0 and 2: $Y_{1,3}=0$ and $Y_{0,2}=1$.

## APPLICATION: LEARNING MEMORY

This system is a CAM array with peripheral IC circuitry designed to operate as a learning memory. It is organized in two sections of equal capacity, the total memory size (both sections) being 8 ten bit words. Either section can be selected through the section SELECT line, and the memory is easily expandable in the number of words and in word length.

By activating the COMPARE line, a new word is loaded into the buffer and is presented to the memory. Through the novel feature of data association, which is unique with CAM elements, the buffer's content is compared with the words stored in memory. If the input word, with which the memory was presented, is already contained in storage, no need for "learning" i.e. data acquisition, exists. This fact is indicated by a match from one of the $Y_{n}$ lines $\left(Y_{i}=1\right)$ and thus
no write command is initiated.
Before a WRITE operation is initiated, a location select has to be made such that the word to be written into the memory will go to the proper place. For this reason, a tag CAM is employed to keep track of memory locations, both empty and full. When a word is written into memory, a " 1 " is simultaneously written into the tag CAM. Thus, it is possible to keep track of the filled memory locations.
By monitoring the $\mathrm{Y}_{\mathrm{n}}$ lines of the tag CAM, a convenient way of decoding an available address exists. Here exclusive OR circuitry is used which ensures that memory locations are filled successively when the need for "learning" exists. The quad latch is enabled before the write command is available to the CAM array. Thus the $Y$ lines of unavailable memory locations are forced low ( $\mathrm{Y}_{\mathrm{k}}=0$ ).


