75h-BIT BIPOLAR FIELD-PROGRAMMABLE ROM ( $32 \times 8$ PROM)

## 3) Geqpaption

The 8223 is a TTL 256-Bit Read Only Memory organized as 32 words with 8 bits per word. The words are selected by five binary address lines; full word decoding is incorporated on the chip. A chip enable input is provided for additional decoding flexibility, which causes all eight outputs to go to the high state when the chip enable input is high.
This device is fully TTL or DTL compatible. The outputs are uncommitted collectors, which permits wired AND operation with the outputs of other TTL or DTL devices. These outputs are capable of sinking twelve standard DCL loads.
Propagation delay time is 50 ns maximum. Power dissipation is $\mathbf{3 1 0}$ milliwatts with 400 milliwatts maximum. The 8223 may be programmed to any desired pattern by the user. (See fusing procedure.) This feature is ideal for prototype hardware and systems requiring propriety codes.
A Truth Table/Order Blank is included on page 4-43 for ordering custom patterns.
1上, iURES

- BUFFERED ADDRESS LINES
- ON THE CHIP DECODING
- CHIP ENABLE CONTROL LINE
- OPEN COLLECTOR OUTPUTS
- DIODE PROTECTED INPUTS
- NO SEPARATE FUSING PINS
- BOARD LEVEL PROGRAMMABLE


## DIGITAL 8000 SERIES TTL/MEMORY

## APPLICATIONS

PROTOTYPING
VOLUME PRODUCTION MICROPROGRAMMING HARDWIRED ALGORITHMS CONTROL STORE

## IOGIC DIAGRAM



IESTRICAL CHARACTERISTICS (S8223 $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+125^{\circ} \mathrm{C}$ N8223 $\left.0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 75^{\circ} \mathrm{C} ; 4.75 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{C}} \leqslant 5.25 \mathrm{~V}\right)$

| CHARACTERISTICS |  | LIMITS |  |  |  | $\begin{aligned} & " 0^{\prime \prime} \\ & A_{n} \end{aligned}$ | $\begin{aligned} & ._{1}{ }^{\prime} \\ & A_{n} \end{aligned}$ | $\frac{\overline{\text { CHIP }}}{\overline{\text { ENABLE }}}$ | OUTPUTS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. | UNITS |  |  |  |  |  |
| "1" Output Leakage Current | (N8223-) |  |  | 100 | $\mu \mathrm{A}$ |  |  | 2.0 V |  | 13 |
|  | (S8223-) |  |  | 250 | $\mu \mathrm{A}$ |  |  |  |  |  |
| '00' Output Voltage (N8223-) | (S8223-) |  |  | 0.4 | $v$ | 0.8v | 2.0 V | 0.8 V | 9.6 mA | 6,10 |
|  | (N8223-) |  |  | 0.5 | $v$ | 0.8V | 2.0 V | 0.8 V | 16 mA | 6,10 |
| "1" Input Current |  |  |  |  |  |  |  |  |  |  |
| An, Address |  |  |  | 40 | $\mu \mathrm{A}$ |  | 4.5 V |  |  |  |
| Chip Enable Input |  |  |  | 80 | $\mu \mathrm{A}$ |  |  | 4.5 V |  |  |
| " 0 " Input Current |  |  |  |  |  |  |  |  |  |  |
| An, Chip Enable |  | -0.1 |  | -1.6 | mA | 0.4V |  | 0.4 V |  |  |

$\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$

| CHARACTERISTICS | LIMITS |  |  |  | $\begin{aligned} & " 0 " \\ & A_{n} \end{aligned}$ | $\because{ }^{\prime \prime \prime}$ | $\frac{\overline{\text { CHIP }}}{\text { ENABLE }}$ | OUTPUTS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | UNITS |  |  |  |  |  |
| Propagation Delay |  |  |  |  |  |  |  |  |  |
| An to Bn |  | 35 | 50 | ns |  |  |  | DC F.O. $=12$ | 7.12 |
| Chip Enable to $\mathrm{B}_{\mathbf{n}}$ |  | 35 | 50 | ns |  | 4.5 V |  | DC F.O. $=12$ | 7,12 |
| Power Consumption |  | 310/62 | 400/77 | mW/mA |  | 4.5 V | 4.5 V |  | 14 |
| Input Latch Voltage | 5.5 |  |  | V |  |  | 10 mA |  | 11 |

NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current is defined as into the terminal referenced.
4. Positive logic definition: "UP" Level = "1" "DOWN"

Level $=$ " 0 " .
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward blased.
6. Output sink current is supplied through a resistor to $\mathrm{V}_{\mathrm{CC}}$.

AC TEST FIGURE AND WAVEFORMS


Ground Pin 15 When Testing Address-Output Delays
7. One DC fan-out is defined as 0.8 mA .
8. One AC fan-out is defined as 50pF.
9. Manufacturer reserves the right to make design and process changes and improvements.
10. By DC tests per the truth table, all inputs have guaranteed thresholds of 0.8 V for logical " 0 " and 2.0 V for logical " 1 ".
11. This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
12. For detailed test conditions, see AC testing.
13. Connect an external 1 k resistor from $\mathrm{V}_{\mathrm{CC}}$ to the output terminal for this test.
14. $V_{C C}=5.25 \mathrm{~V}$.

## SCHEMATIC DIAGRAM



## s223 PROGRAMMING PROCEDURE

The 8223 may be programmed by using Curtis Electro Devices, Spectrum Dynamics or Data I/O Programmers.
The 8223 Standard part is shipped with all outputs at logical " 0 ". To write a logical " $l$ " proceed as follows:

## Programming Procedure A

Simple Programming Procedure using "bench" Equipment

1. Start with pin 8 grounded and VCC removed from pin 16.
2. Remove any load from the outputs.
3. Ground the Chip Enable.
4. Address the desired location by applying ground (i.e., 0.4 V maximum) for a " 0 ", and +5.0 V (i.e., +2.8 V minimum) for a " 1 " at the address input lines.
5. Apply $+12.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ to the output to be programmed through a 390 ohm $\pm 10 \%$ resistor. Program one output at a time.
6. Apply +12.5 V to $\mathrm{V}_{\mathrm{CC}}$ (pin 16 ) for 50 msec to 1 sec (max.) with a $V_{C C}$ rise time of $50 \mu \mathrm{sec}$ or less. If 1.0 second is exceeded, the duty cycle should be limited to a maximum of $25 \%$. The VCC overshoot should be limited to 1.0 V maximum. If necessary, a clamping circuit should be used. The VCC current requirement is 40 mA maximum at +12.5 V . Several fuses can be programmed in sequence until 1.0 sec of high $\mathrm{V}_{\mathrm{CC}}$ time is accumulated before imposing the duty cycle restriction.
NOTE: Normal practice in test fixture layout should be followed. Lead lengths, particularly to the power supply, should be as short as possible. A capacitor of 10 microfarads minimum, connected from the +12.5 V to ground, should be located close to the unit being programmed.
7. Remove the programming voltage from pin 16.
8. Open the output.
9. Proceed to the next output and repeat, or change address and repeat procedure.
10. Continue until the entire bit pattern is programmed into your custom 8223.
Fast Programming Procedure - Programming Procedure B
11. Remove VCC (open or ground pin 16).
12. Remove any load from the output.
13. Ground CE (pin 15).
14. Address the word to be programmed by applying 5 volts of a " 1 " and ground for a " 0 " to the address lines. (Solid TTL logic levels are ok, but we suggest buffer drivers or Utilogic OR/NOR gates for the addressing).
15. Apply $+12.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ to the output to be programmed through a 390 ohm $\pm 10 \%$ resistor. Program one output at a time.
16. Apply +12.5 V to $\mathrm{V}_{\mathrm{CC}}$ (pin 16) for $\mathbf{2 5 - 5 0 m S}$. The $\mathrm{V}_{\mathrm{CC}}$ rise time must be $\mathbf{5 0} \mu \mathrm{sec}$ or less. Limit the VCC over-1 shoot to 1.0 volts max.
17. Reduce $\mathrm{V}_{\mathrm{CC}}$ to ground $(<0.5 \mathrm{~V})$ and remove the load from the output.
18. Immediately repeat steps 5 and 6 for other outputs of the same word, or repeat 4 through 6 for a different word. Continue programming for a max of 1 second. Then remove power for 4 seconds and continue until the entire bit pattern is programmed.
After programming the 8223, the unit should be checked to insure the code is correct. If additional fuses must be opened, they may be programmed during verification.
Fast Programming Procedure - Programming Procedure C Steps 1 through 5 are the same as in Procedure B.
19. Apply a 5 mS pulse to $V_{C C}$ (pin 16). Limit the VCC overshoot.
20. Reduce $\mathrm{V}_{\mathrm{CC}}$ to 5 volts for $10: 15 \mathrm{uS}$ and verify the fuse opened (output is now a " 1 ". If the bit programmed go on to the next bit to be programmed. If the bit did not program, then reduce VCC to ground (or open) for 1-5uS and repeat step 6 and 7 until the fuse programs ( 1 second total time max).
21. Continue programming at this rate for 1 second. Remove all power from the device for 4 seconds then continue programming procedure.


## BOARD LEVEL PROGRAMMING PROCEDURE FOR THE 8223

The chip select.controls which 8223 is being programmed when several PROMS are collector OR'd. To program in this manner, the only changes required are:

1. The 390 ohm resistor is reduced to $\frac{200 \text { ohm }}{N}$ where $N$ is the number of outputs tied together ( $2 \leqslant N \leqslant 12$ ).
2. Reduce max fuse pulse width from 1 second max to 0.92 sec max.

ANUAL PROGRAMMER DIAGRAM

$S_{1}=$ Single pole 9 poaltion awitch
$S_{2}$ through $S_{6}=$ single pole 2 position switch
$S_{7}^{2}$ - Two pole 3 position switeh with ground connected to the midde position of the section connected to $V_{\text {CC, }}$, pin 16 to go from 6 volts to 12.5 V the swltch will momentarlly ground $V_{C C}$ ) and positions 1 and 2 of the other eection connected to 5.0 V to proulde the needed 5 volts to the output for verification.
NOTE: 1. The $10 \mu \mathrm{f}$ capacltor across pin 16 to ground is required to ellminate noise from $V_{C C}$.
2. During programming ewitch $S_{7}$ must be in position 2 long enough for the $1.0 \mu f$ capacitor to discharge to leas than 0.5 volte.

