## DIGITAL 8000 SERIES TTL/MSI

## DESCRIPTION

The 8262 9-Input Parity Generator/Parity Checker is a versatile MSI device commonly used to detect errors in data transmission or in data retrieval. Two outputs (EVEN and ODD) are provided for versatility. An INHIBIT input is provided to disable both outputs of the 8262. (A logic 1 on the INHIBIT input forces both outputs to a logic 0 ).

When used as a Parity Generator, the 8262 supplies a parity bit which is transmitted together with the data word.

At the receiving end, the 8262 acts as a Parity Checker and indicates that data has been received correctly or that an error has been detected.

## LOGIC D\|AGRAM



[^0]
## LOGIC EQUATIONS:

Odd =
$P_{1} \oplus P_{2} \oplus P_{3} \oplus P_{4} \oplus P_{5} \oplus P_{6} \oplus P_{7} \oplus P_{8} \oplus P_{9}$
Even =
$\overline{P_{1} \oplus P_{2} \oplus P_{3} \oplus P_{4} \oplus P_{5} \oplus P_{6} \oplus P_{7} \oplus P_{8} \oplus P_{8}}$

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

| CHARACTERISTICS | LIMITS |  |  |  | TEST CONDITIONS | INHIBIT | OUTPUTS UNDER TEST | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | UNITS | DATA INPUT UNDER TEST |  |  |  |
| "1" Output Voltage |  |  |  |  |  |  |  |  |
| Even | 2.6 | 3.5 |  | v | OV | . 8 V | -800 $\mu \mathrm{A}$ | 6 |
| Odd | 2.6 | 3.5 |  | V | 2.0 V | .8V | $-800 \mu \mathrm{~A}$ | 6 |
| "0" Output Voltage |  |  |  |  |  |  |  |  |
| Even |  |  | 0.40 | V | 2.0 V | .8V | 16 mA | 7 |
| Odd |  |  | 0.40 | V | OV | .8V | 16 mA | 7 |
| "0" Input Current |  |  |  |  |  |  |  |  |
| Data Inputs | -0.1 |  | -1.6 | mA | 0.4 V |  |  |  |
| Inhibit | -0.1 |  | -3.2 | mA |  | 0.4 V |  |  |
| "1" Input Current |  |  |  |  |  |  |  |  |
| Data Inputs |  |  | 80 | $\mu \mathrm{A}$ | 4.5 V |  |  |  |
| Inhibit |  |  | 160 | $\mu \mathrm{A}$ |  | 4.5 V |  |  |
| Input Voltage Rating |  |  |  |  |  |  |  |  |
| Data Inputs | 5.5 |  |  | V | 10 mA |  |  |  |
| Inhibit | 5.5 |  |  | $v$ |  | 10 mA |  |  |
| Power/Current Consumption |  | 300/57 | 370/70 | $\mathrm{mW} / \mathrm{mA}$ |  |  |  | 9 |
| Output Short Circuit Current |  |  |  |  |  |  |  |  |
| Even | -20 |  | -70 | mA | OV | OV | OV | 9, 10 |
| Odd | -20 |  | -70 | mA | 4.5 V | OV | OV | 9,10 |

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$

| characteristics | LIMuTs |  |  |  | TEST CONDITIONS | inhibit | OUTPUTSUNDER TEST | notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | min. | TYp. | max. | Units | under test |  |  |  |
| Turn-On Times |  |  |  |  |  |  |  |  |
| $\mathrm{P}_{1}-\mathrm{P}_{8}$ to Even |  | 35 | 50 | ns | Puse |  |  | 8 |
| $\mathrm{P}_{1}-\mathrm{P}_{8}$ to odd |  | 30 | 45 | ns | Pulse |  |  | 8 |
| $\mathrm{P}_{9}$ to Even |  | 20 | 35 | ns | Puse |  |  | 8 |
| $\mathrm{P}_{\mathrm{g}}$ to Odd |  | 15 | 30 | ns | Pusso |  |  | 8 |
| Inhibit to Even |  | 8 | 15 | ns |  | Pulse |  | 8 |
| Innibit to Odd |  | 8 | 15 | ns |  | Pulse |  | 8 |
| Turn-off Times |  |  |  |  |  |  |  |  |
| $\mathrm{P}_{1}-\mathrm{P}_{8}$ to Even |  | ${ }^{38}$ | 55 | ns | Pulse |  |  | 8 |
| $\mathrm{P}_{1}-\mathrm{P}_{8}$ to odd |  | 32 | 45 | ns | Puse |  |  | 8 |
| $\mathrm{Pg}_{9}$ to Even |  | 23 | 40 | ns | Puse |  |  | 8 |
| $\mathrm{Pg}_{9}$ to odd |  | 20 | ${ }^{5}$ | ns | Pulse |  |  | 8 |
| Innibit to Even |  | 10 | 18 | ns |  | Puse |  | 8 |
| Inhibit to Odd |  | 10 | 18 | ns |  | Puse |  | 8 |

NOTES:

1. All vottage measurements are referenced to the ground terminal Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current is defined as Into the terminal referenced.
4. Positive logic: "UP" Level $=" 1 "$."DOWN" Level $=" 0 "$.
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward blased.


AC TEST FIGURE AND WAVEFORMS


## TRUTH TABLE

| MEASURE DELAY FROM | SWITCH POSITION |  |  | WAVEFORM |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | INH | $\mathrm{P}_{8}$ | P9 | EVEN | ODD |
| $\mathrm{P}_{8}$ to ODD | 1 | 2 | 1 |  |  |
| P9 to ODD | 1 | 1 | 2 |  | 2 |
| P8 to EVEN | 1 | 2 | 1 | 2 |  |
| Pg to EVEN | 1 | 1 | 2 | 1 |  |
| INH to EVEN | 2 | 1 | 1 | 2 |  |

TYPICAL APPLICATIONS



[^0]:    $V_{C C}=(14)$
    GND $=(7)$
    ( ) = Denotes Pin Numbers for
    14-Pin Dual-in-Line Package

