

# 1024-BIT BIPOLAR | 82S126 PROGRAMMABLE ROM (256x4 PROM)

**82S129** 

**FEBRUARY 1975** 

# DIGITAL 8000 SERIES TTL/MEMORY

### **DESCRIPTION**

The 82S126 (Open Collector Outputs) and the 82S129 (Tri-State Outputs) are Bipolar 1024-Bit Read Only Memories, organized as 256 words by 4 bits per word. They are Field-Programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S126 and 82S129 devices are supplied with all outputs at logical "0". Outputs are programmed to a logic "1" level at any specified address by fusing a Ni-Cr link matrix.

The 82S126 and 82S129 are fully TTL compatible, and include on-chip decoding and two chip enable inputs for ease of memory expansion. They feature either Open Collector or Tri-State outputs for optimization of word expansion in bussed organizations.

Both 82S126 and 82S129 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S126/129, B or F. For the military temperature range  $(-55^{\circ}\text{C to} + 125^{\circ}\text{C})$  specify S82S126/129, F only.

### **FEATURES**

- ORGANIZATION 256 X 4
- ADDRESS ACCESS TIME: S82S126/129 - 70ns, MAXIMUM N82S126/129 - 50ns, MAXIMUM
- POWER DISSIPATION 0.5mW/BIT TYPICAL
- INPUT LOADING:


 $$82$126/129 - (-150\mu A) MAXIMUM$  $N82S126/129 - (-100\mu A) MAXIMUM$ 

- TWO CHIP ENABLE INPUTS
- ON-CHIP ADDRESS DECODING
- OUTPUT OPTION: **OPEN COLLECTOR - 82S126 TRI-STATE - 82S129**
- NO SEPARATE "FUSING" PINS
- UNPROGRAMMED OUTPUTS ARE "0" LEVEL
- 16-PIN CERAMIC DIP


#### **APPLICATIONS**

PROTOTYPING/VOLUME PRODUCTION **SEQUENTIAL CONTROLLERS MICROPROGRAMMING** HARDWIRED ALGORITHMS CONTROL STORE **RANDOM LOGIC** CODE CONVERSION

### PIN CONFIGURATION



### **BLOCK DIAGRAM**



# **ABSOLUTE MAXIMUM RATINGS**

PARAMETER		RATING	UNIT		
Vcc	Power Supply Voltage	+7	Vdc		
VIN	Input Voltage	+5.5	Vdc		
$V_{OH}$	High Level Output Voltage (82S126)	+5.5	Vdc		
v <sub>o</sub>	Off-State Output Voltage (82S129)	+5.5	Vdc		
T <sub>A</sub>	Operating Temperature Range (N82S126/129) (S82S126/129)	0° to +75° -55° to +125°	°c °c		
T <sub>stg</sub>	Storage Temperature Range	−65° to +150°	°c		

# $\begin{array}{lll} \textbf{ELECTRICAL CHARACTERISTICS} & S82S126/S82S129 & -55^{\circ}\text{C} \leqslant T_{A} \leqslant +125^{\circ}\text{C}, \ 4.5\text{V} \leqslant \text{V}_{CC} \leqslant 5.5\text{V} \\ & N82S126/N82S129 & 0^{\circ}\text{C} \leqslant T_{A} \leqslant +75^{\circ}\text{C}, \ 4.75\text{V} \leqslant \text{V}_{CC} \leqslant 5.25\text{V} \\ \end{array}$

PARAMETER		TEST CONDITIONS <sup>1</sup>	S82S126/129			N82S126/129			
			MIN	TYP <sup>2</sup>	MAX	MIN	TYP <sup>2</sup>	MAX	UNIT
V <sub>OL</sub>	"0" Output Voltage	I <sub>OUT</sub> = 16mA			0.5			0.5	V
I <sub>OLK</sub>	Output Leakage Current (82S126)	$\overline{CE}_1$ or $\overline{CE}_2$ = "1", $V_{OUT}$ = 5.5V			60			40	μΑ
I <sub>O(OFF)</sub>	Hi-Z State Output Current (82S129)	$\overline{CE}_1$ or $\overline{CE}_2$ = "1", $\overline{V}_{OUT}$ = 5.5V $\overline{CE}_1$ or $\overline{CE}_2$ = "1".			60 -60			40 -40	μA μA
V <sub>OH</sub>	"1" Output Voltage (82S129)	$V_{OUT} = 0.5V$ $\overline{CE}_1 = \overline{CE}_2 = "0",$ $I_{OUT} = -2.0\text{mA},$ "1" STORED	2.4			2.4			v
CIN	Input Capacitance	V <sub>IN</sub> = 2.0V, V <sub>CC</sub> = 5.0V		5			5		рF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0V, V <sub>CC</sub> = 5.0V		8			8		рF
I <sub>IL</sub>	"0" Input Current	V <sub>IN</sub> = 0.45V			- 150			-100	μΑ
I <sub>1H</sub>	"1" Input Current	V <sub>IN</sub> = 5.5V			50			40	μΑ
$V_{IL}$	"0" Level Input Voltage				.80			.85	V
$V_{IH}$	"1" Level Input Voltage		2.0			2.0			V
Icc	V <sub>CC</sub> Supply Current		1	105	125		105	120	mA
$V_{IC}$	Input Clamp Voltage	I <sub>IN</sub> = -18mA		-0.8	-1.2		-0.8	-1.2	V
Ios	Output Short Circuit Current (82S129)	V <sub>OUT</sub> = 0V	-15		-85	-20		-70	mA

# $\begin{array}{lll} \textbf{SWITCHING CHARACTERISTICS} & S82S126/129 & -55^{\circ}\text{C} \leqslant T_{A} \leqslant +125^{\circ}\text{C}, \ 4.5\text{V} \leqslant \text{V}_{CC} \leqslant 5.5\text{V} \\ & 0^{\circ}\text{C} \leqslant T_{A} \leqslant +75^{\circ}\text{C}, \ 4.75\text{V} \leqslant \text{V}_{CC} \leqslant 5.25\text{V} \\ \end{array}$

DADAMETED	TEST CONDITIONS	S82S126/129			N82S126/129				
PARAMETER	TEST CONDITIONS	MIN	TYP <sup>2</sup>	MAX	MIN	TYP <sup>2</sup>	MAX	UNIT	
Propagation Delay								_	
T <sub>AA</sub> Address to Output	C <sub>L</sub> = 30pF		35	70		35	50	ns	
T <sub>CD</sub> Chip Disable to Output	$R_1 = 270\Omega$		15	35		15	20	ns	
T <sub>CE</sub> Chip Enable to Output	$R_2 = 600\Omega$		15	35		15	20	ns	

NOTES:

<sup>1.</sup> Positive current is defined as into the terminal referenced.

<sup>2.</sup> Typical values are at  $V_{CC}$  = 5.0V,  $T_A$  = +25°C.

### PROGRAMMING SPECIFICATIONS (Testing of these limits may cause programming of device.) T<sub>A</sub> = +25°C

	DADAMETED	TEST COMPLETIONS					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	X rinu	
Power Su	pply Voltage						
V <sub>CCP</sub> <sup>1</sup>	To Program	$I_{CCP} = 350 \pm 50 \text{mA}$ (Transient or steady state)	8.5	8.75	9.0	V	
$V_{CCH}$	Upper Verify Limit		5.3	5.5	5.7	V	
$V_{CCL}$	Lower Verify Limit		4.3	4.5	4.7	V	
$V_S^3$	Verify Threshold		0.9	1.0	1.1	V	
I <sub>CCP</sub>	<b>Programming Supply Current</b>	$V_{CCP} = +8.75 \pm .25V$	300	350	400	mA	
Input Vol	Itage						
V <sub>IH</sub>	Logical "1"		2.4		5.5	V	
$V_{IL}$	Logical "0"		0	0.4	0.8	V	
Input Cu	rrent						
I <sub>IH</sub>	Logical "1"	V <sub>IH</sub> = +5.5V			50	μΑ	
I <sub>IL</sub>	Logical "0"	V <sub>IL</sub> = +0.4V			-500	μΑ	
V <sub>OUT</sub> <sup>2</sup>	Output Programming Voltage	I <sub>OUT</sub> = 200 ± 20mA (Transient or steady state)	16.0	17.0	18.0	V	
I <sub>OUT</sub>	Output Programming Current	V <sub>OUT</sub> = +17 ± 1V	180	200	220	mA	
TR	Output Pulse Rise Time		10		50	μs	
tp	CE Programming Pulse Width		1		2	ms	
$t_D$	Pulse Sequence Delay		10			μs	
T <sub>PR</sub>	Programming Time	V <sub>CC</sub> = V <sub>CCP</sub>			2.5	sec	
T <sub>PS</sub>	Programming Pause	V <sub>CC</sub> = 0V	5			sec	
$\frac{{T_{PR}}^4}{{T_{PR}} + {T_{PS}}}$	Programming Duty Cycle				33	%	


#### PROGRAMMING PROCEDURE

- 1. Terminate all device outputs with a 10K  $\!\Omega$  resistor to VCC.
- 2. Select the Address to be programmed, and raise  $V_{CC}$  to  $V_{CCP} = 8.75 \pm .25 V$ .
- 3. After  $10\mu$ s delay, apply  $V_{OUT} = +17 \pm 1V$  to the output to be programmed. Program one output at the time.
- 4. After  $10\mu s$  delay, pulse both  $\overline{CE}$  inputs to logic "0" for 1 to 2 ms.
- 5. After  $10\mu s$  delay, remove +17V from the programmed output.
- 6. To verify programming, after  $10\mu s$  delay, lower  $V_{CC}$  to  $V_{CCH}$  =  $+5.5\pm.2V$ , and apply a logic "0" level to both  $\overline{CE}$  inputs. The programmed output should remain in the "1" state. Again, lower  $V_{CC}$  to  $V_{CCL}$  =  $+4.5\pm.2V$ , and verify that the programmed output remains in the "1" state.
- 7. Raise  $V_{CC}$  to  $V_{CCP} = 8.75 \pm .25V$ , and repeat steps 3 through 6 to program other bits at the same address.
- 8. After 10µs delay, repeat steps 2 through 7 to program all other address locations.


### NOTES:

- 1. Bypass  $V_{CC}$  to GND with a  $0.01\mu F$  capacitor to reduce voltage spikes.
- 2. Care should be taken to insure the 17 ± 1V output voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
- 3. V<sub>S</sub> is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- Continuous fusing for an unlimited time is also allowed, provided that a 33% duty cycle is maintained. This may be accomplished by following each Program-Verify cycle with a Rest period (V<sub>CC</sub> = 0V) of 4ms.


# **AC TEST FIGURE AND WAVEFORM**




### **TYPICAL FUSING PATH**



### TYPICAL PROGRAMMING SEQUENCE



# **MANUAL PROGRAMMER**



## **TIMING SEQUENCE**

