9-BIT PARITY GENERATOR AND CHECKER 82562

4

DIGITAL 8000 SERIES SCHOTTKY TTL/MSI

DESCRIPTION

The 82S62 9-Input Parity Generator/Parity Checker is a versatile MSI device commonly used to detect errors in data transmission or in data retrieval. Two outputs (EVEN and ODD) are provided for versatility. An INHIBIT input is provided to disable both outputs of the 82S62. (A logic 1 on the INHIBIT input forces both outputs to a logic 0.)

When used as a Parity Generator, the 82S62 supplies a parity bit which is transmitted together with the data word.

At the receiving end, the 82S62 acts as a Parity Checker and indicates that data has been received correctly or that an error has been detected.

FEATURES

- SCHOTTKY-CLAMPED TTL STRUCTURE
- EVEN/ODD PARITY OUTPUTS
- INHIBIT INPUT
- PNP INPUTS

LOGIC DIAGRAM



SIGNETICS DIGITAL 8000 SERIES TTL/MSI - 82S62

		LI	MITS		TEST CONDITIONS		OUTPUTS	
CHARACTERISTICS	MIN	ТҮР	MAX	UNITS	DATA INPUT UNDER TEST	INHIBIT	UNDER TEST	NOTES
"1" Output Voltage								
Even	2.7			V	0V	.8V	—1mA	
Odd	2.7			V	2.0V	.8V	—1mA	
"0" Output Voltage								
Even			0.50	V	2.0V	.8V	20mA	
Odd			0.50	v	0V	.8V	20mA	
"0" Input Current							1.1	
Data Inputs P1-P8			-800	μA	0.5V	4		}
Data Input Pg			-1.2	mA	0.5V			
Inhibit			-800	μΑ		0.5V		j
"1" Input Current								
Data Inputs			10	μA	4.5V			
Inhibit			10	μA		4.5V		1
Power/Current Consumption			355/67	mW/mA				11
Output Short Circuit Current	-40		-100				}	
Even	-40		100	mA	0V	0V	0V	11
Odd	-40		-100	mA	4.0V	0V	0V	11

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature and Voltage)

$T_A = 25^{\circ}C$ and $V_{CC} = 5.0V$

CHARACTERISTICS		LI	MITS		TEST CONDITIONS	INHIBIT	OUTPUTS UNDER TEST	NOTES
	MIN	ТҮР	MAX	UNITS	UNDER TEST			ST
Turn-on/Turn-off Times								
P ₁ – P ₈ to Even	0		23	ns	Pulse			8
$P_1 - P_8$ to Odd			28	ns	Pulse			8
Po to Even			12	ns	Pulse			8
Pg to Odd			18	ns	Pulse			8
Inhibit to Even			9	ns		Pulse		8
Inhibit to Odd			9	ns		Pulse		8

6.

7.

8.

9.

10.

NOTES:

ſ

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

2. All measurements are taken with ground pin tied to zero volts.

3. Positive current flow is defined as into the terminal referenced.

4. Positive logic: "UP" Level = "1", "DOWN" Level = "0".

AC TEST FIGURE AND WAVEFORMS

 Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased. Output source⁻current is supplied through a resistor to ground. Output sink current is supplied through a resistor to V_{CC}. Refer to AC Test Figure.

Manufacturer reserves the right to make design and process changes and improvements.

This test guarantees operation free of input latch-up over the specified operating power supply voltage range.

11. V_{CC} = 5.25V.

		OUTPU	TS
		Vcc 0	۰ ۰ ۰ ۰
- 8			$ $ $R_L = 280\Omega$
		2 EVEN	
PULSE	SEE P	5	
GENERATOR	TABLE	67	[
INPUT PULSE: PRR = 1 MHz tg:= tf = 2.5 ns	50Ω E	8 ODD	SAME AS LOAD CIRCUIT 1
PW = 50 ns ALL DIODES ARE 1N306	, Į L J TĽ		L
GL INCLUDES PROBE & .	IG CAPACITANCE	Ŧ	
	10% - 1.5	/ PW	1.50
INVERT		-	0V
		1.5V	1.5V
	TOFF	<u></u>	v
		1/	
		¥ 1.5V	+1.5V
NON-INVERT	ING OUTPUT		V00

TEST TABLE													
TEST		INPUTS									OUTPUTS		
NO.	P1	P2	P3	Ρ4	P5	P6	P7	Pg	Pg	INH	EVEN	ODD	
1	PG	0	0	0	0	0	0	0	0	0		т	
2	PG	0	0	0	0	0	0	0	0	0	т	т	
3	0	0	PG	0	0	0	0	0	0	0	Т	Т	
4	0	0	0	0	PG	0	0	0	0	0	т	T	
5	0	0	0	0	0	0	PG	0	0	0	Т	Т	
6	0	0	0	0	0	0	0	0	PG	0	Т	т	
7	0	0	0	0	0	0	0	0	0	PG	т	T	

NOTE:

1. A.C. TEST JIGS MUST NOT HAVE ANY SWITCHES.

2. A.C. TEST JIGS MUST HAVE LESS THAN 1/8 INCH LEAD

LENGTH FROM PACKAGE PINS.