The 8827 is a Dual J-K Binary especially suited to high-speed parallel load counter and shift register applications. The clock and asynchronous reset inputs on the two binaries are common to allow separate $Q, \bar{Q}, S_{D}$ (asynchronous set) and $J$ and $K$. The $\mathrm{S}_{\mathrm{D}} / \mathrm{R}_{\mathrm{D}}$ lines may be activated regardless of the state of the clock.

The clock input of the 8827 is capacitively coupled;
clocking is effected on the negative-going transition of the clock pulse. All elements in the 8000 Series are characterized for AC fan-out to assure compatible operation under worst case conditions.

Table 1-5 of Section 1 summarizes AC loading guarantees for the 8827 .

Section 4 provides detailed usage suggestions and applications.

BASIC CIRCUIT SCHEMATIC

truth table

| $\mathrm{J}_{\mathrm{n}}$ | $\mathrm{K}_{\mathrm{n}}$ | $\mathrm{Q}_{\mathrm{n}+1}$ |
| :---: | :---: | :---: |
| 0 | 0 | $\mathrm{Q}_{\mathrm{n}}$ |
| 1 | 0 | 1 |
| 0 | 1 | $\bar{Q}_{\mathrm{n}}$ |


| $\overline{\mathrm{S}}_{\mathrm{D}}$ | $\overline{\mathrm{R}}_{\mathrm{D}}$ | Q |
| :---: | :---: | :---: |
| 1 | 1 | Q |
| 1 | 0 | 0 |
| 0 | 1 | 1 |
| 0 | 0 | $\dagger$ |

n is time prior to clock
$\mathrm{n}+1$ is time following clock
$\dagger=$ both outputs in " 1 " state

A PACKAGE


J PACKAGE


ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 14)

| ACCEPTANCE | characteristic | Limits |  |  |  | TEST CONDITIONS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUB-GROUP |  | MIN. | TYP. | MAX. | UNITS | $\begin{array}{\|l\|} \hline \text { TEMP. } \\ \text { S8827 } \\ \hline \end{array}$ | $\begin{array}{\|l} \hline \text { TEMP. } \\ \hline \text { NR827 } \\ \hline \end{array}$ | ${ }^{\text {c }}$ c | RESET | SET | сlock | J | к | OUTPUT | NOTES |
| A-5 | "1" output voltage | 2.6 |  |  | $v$ | $-55^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | 4.75 V | 2.0 V | 0.8V |  |  |  | $-250 \mu \mathrm{~A}$ | 8 |
| A-3 | $\mathrm{Q}_{1} . \mathrm{Q}_{2}$ | 2.8 |  |  | $v$ | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V | 2.0 v | 0.8V |  |  |  | $-250 \mu \mathrm{~A}$ | 8 |
| A-4 |  | 2.6 |  |  | $v$ | $+125^{\circ} \mathrm{C}$ | $+75^{\circ} \mathrm{C}$ | 4.75 V | 2.0 V | 0.7 V |  |  |  | $-250 \mu \mathrm{~A}$ | 8 |
| A-5 | "1" output voltage | 2.6 |  |  | $v$ | $-55^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | $4.75 \mathrm{~V}^{\prime}$ | 0.8 V | 2.0 V |  |  |  | $-250 \mu \mathrm{~A}$ | 8 |
| A-3 | $\bar{Q}_{1}, \overline{\mathrm{Q}}_{2}$ | 2.8 |  |  | $v$ | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V | 0.8 V | 2.0 V |  |  |  | $-250 \mu \mathrm{~A}$ | 8 |
| A-4 |  | 2.6 |  |  | $v$ | $+125^{\circ} \mathrm{C}$ | $+75^{\circ} \mathrm{C}$ | 4.75 V | 0.7v | 2.0 V |  |  |  | $-250 \mu \mathrm{~A}$ | 8 |
| A-5 | "0" output voltage |  |  | 0.4 | $v$ | $-55^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | 4.75 v | 0.8V | 2.0 V |  |  |  | 8.0 mA | 9 |
| A-3 | $\mathrm{Q}_{1}, \mathrm{Q}_{2}$ |  |  | 0.4 | $v$ | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V | 0.8 V | 2.0 V |  |  |  | 8.0 mA | 9 |
| A-4 |  |  |  | 0.4 | $v$ | $+125^{\circ} \mathrm{C}$ | $+75^{\circ} \mathrm{C}$ | 4.75 V | 0.7 v | 2.0 V |  |  |  | 8.0 mA | 9 |
| A-5 | "0" output voltage |  |  | 0.4 | $v$ | $-55^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | 4.75 V | 2.0 v | 0.8V |  |  |  | 8.0 mA | 9 |
| A-3 | $\bar{Q}_{1}, \bar{Q}_{2}$ |  |  | 0.4 | v | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V | 2.0 V | 0.8 V |  |  |  | 8.0 mA | 9 |
| A-4 |  |  |  | 0.4 | v | $+125^{\circ} \mathrm{C}$ | $+75^{\circ} \mathrm{C}$ | 4.75 V | 2.0 V | 0.7V |  |  |  | 8.0 mA | 9 |
| C-1 | "0" input current | -0.1 |  | -2.4 | mA | $-55^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | 5.25 V |  |  |  | 0.4 V | 0.4 V |  |  |
| A-3 | $\mathrm{J}_{1} \cdot \mathrm{~K}_{1} \cdot \mathrm{~J}_{2} \cdot \mathrm{~K}_{2}$ | -0.1 |  | -2.4 | mA | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.25 V |  |  |  | 0.4 V | 0.4V |  |  |
| C-1 |  | -0.1 |  | -2.4 | mA | $+125^{\circ} \mathrm{C}$ | +75 ${ }^{\circ} \mathrm{C}$ | 5.25 v |  |  |  | 0.4 V | 0.4 V |  |  |
| C-1 | "0" InPUT CURRENT | -0.1 |  | -4.0 | mA | $-55^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | 5.25 V | 0.4 V |  |  |  |  |  |  |
| A-3 | RESET | -0.1 |  | -4.0 | mA | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.25 V | 0.4 V |  |  |  |  |  |  |
| C-1 |  | -0.1 |  | -4.0 | mA | $+125^{\circ} \mathrm{C}$ | $+75^{\circ} \mathrm{C}$ | 5.25 V | 0.4 V |  |  |  |  |  |  |
| C-1 | "00 input current | -0.1 |  | -2.0 | mA | $-55^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | 5.25 V |  | 0.4 V |  |  |  |  |  |
| A-3 | $\mathrm{SET}_{1}, \mathrm{SET}_{2}$ | -0.1 |  | -2.0 | mA | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.25 V |  | 0.4 V |  |  |  |  |  |
| C-1 |  | -0.1 |  | -2.0 | mA | $+125^{\circ} \mathrm{C}$ | $+75^{\circ} \mathrm{C}$ | 5.25 V |  | 0.4 V |  |  |  |  |  |
| C-1 | "0" input Current | -0.1 |  | -20 | $\mu \mathrm{A}$ | $-55^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | 5.25 V |  |  | 0.4 V |  |  |  |  |
| A-3 | CLOCK | -0.1 |  | -20 | $\mu \mathrm{A}$ | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.25 V |  |  | 0.4 V |  |  |  |  |
| C. 1 |  | -0.1 |  | -20 | $\mu \mathrm{A}$ | $+125^{\circ} \mathrm{C}$ | $+75^{\circ} \mathrm{C}$ | 5.25 V |  |  | 0.4 V |  |  |  |  |
| A-4 | "1" input Current $\mathrm{J}_{1} \cdot \mathrm{~J}_{2}, \mathrm{~K}_{1}, \mathrm{~K}_{2}, \text { SET }_{1}, \mathrm{SET}_{2}$ |  |  | 25 | $\mu \mathrm{A}$ | $+125^{\circ} \mathrm{C}$ | $+75^{\circ} \mathrm{C}$ | 5.00 V |  | 4.5v |  | 4.5 V | 4.5v |  | 12 |
| A-4 | " 1 INPUT CURRENT RESET |  |  | 50 | $\mu \mathrm{A}$ | $+125^{\circ} \mathrm{C}$ | $+75^{\circ} \mathrm{C}$ | 5.00 V | 4.5 v |  |  |  |  |  |  |
| A-4 | $\begin{gathered} " 1 \text { in inut current } \\ \text { CLOCK } \end{gathered}$ |  |  | 50 | $\mu \mathrm{A}$ | $+125^{\circ} \mathrm{C}$ | $+75^{\circ} \mathrm{C}$ | 5.00 V |  |  | 4.5 v |  |  |  |  |
| A-2 | POWER CONSUMPTION (Per Binary) |  |  | ${ }^{64}$ | mw | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |  |
| A-2 | OUT PUT SHORT CIRCUIT CURRENT $\mathrm{Q}_{1} \cdot \overline{\mathrm{Q}}_{2}$ | -20 |  | -70 | mA | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V | 0 V |  |  |  |  | 0V |  |
| A-2 | OUTPUT SHORT CIRCUIT CURRENT $Q_{1} \cdot Q_{2}$ | -20 |  | -70 | mA | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V |  | ov |  |  |  | ov |  |
| C-1 | INPUT LATCH VOLTAGE $\mathrm{J}_{1}, \mathrm{~J}_{2}, \mathrm{~K}_{1}, \mathrm{~K}_{2}$, RESET, SET $_{1}$, SET $_{2}$. CLOCK | $\begin{aligned} & 5.5 \\ & 5.0 \end{aligned}$ |  | 6.0 | v | $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & +25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & +25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 5.00 \mathrm{~V} \\ & 5.00 \mathrm{~V} \end{aligned}$ | 10 mA | 10 mA | $10 \mu \mathrm{~A}$ | 10 mA | 10 mA |  | 12, 13 |
| A-6 | TURN-ON DELAY |  |  | 35 | ns | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V |  |  |  |  |  | D.C.F.O=10 | 10, 15 |
| A-6 | turn-off delay |  |  | 20 | ns | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V |  |  |  |  |  | D.C.F. $O=10$ | 10, 15 |
| A-6 | toggle rate | 25 |  |  | MH2 | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V |  |  |  |  |  |  | 15 |
| C-2 | OUtPUt fall time |  |  | 50 | ns | $-55^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | 4.75 v |  |  |  |  |  | A.C.F.O=2 | 11, 15 |
| C-2 | INPUT CAPACITANCE $\mathrm{J}_{1}, \mathrm{~J}_{2}, \mathrm{~K}_{1}, \mathrm{~K}_{2}, \mathrm{SET}_{1}, \mathrm{SET}_{2}$ |  |  | 3.0 | pf | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V |  | 2.0 V |  | 2.0 v | 2.0 V |  | 7 |
| C-2 | InPut Capacitance reset |  |  | 6.0 | pf | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V | 2.0 V |  |  |  |  |  | 7 |
| C-2 | INPUT CAPACITANCE CLOCK |  |  | 100 | pf | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  | 7 |
| A-6 | CLOCK MODE HOLDING test |  |  | 10 | ns | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V |  |  | PULSE |  |  |  | 15 |
| A-6 | CLOCK MODE SWITCHING TEST |  |  | 50 | ns | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.00 V |  |  | PULSE |  |  |  | 15 |

## NOTES:

1. All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive NAND Logic definition: "UP" Level = " 1 ", "DOWN" Level $=$ " 0 ".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Measurements apply to each element independently.
7. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. $\mathrm{F}=1 \mathrm{MHz}, \mathrm{v}_{\mathrm{ac}}=25 \mathrm{mV}_{\mathrm{rms}}$. All pins not specifically referenced are thed to guard for capacitance tests. Output pins are left open.
8. Output source current is supplied through a resistor to ground.
9. Output sink current is supplied through a resistor to $\mathrm{V}_{\mathrm{cc}}$ -
10. One DC ran-out is defined as 0.8 mA .
11. One AC fan-out is defined as 50 pf .
12. Totest " 1 " INPUT CURRENT and LATCH VOLTAGE RATING for $J$ and RESET, ensure $Q=$ " 0 ". To test " 1 " INPUT CURRENT and LATCH VOLTAGE RATING for $K$ and SET, ensure $\overline{\mathbb{Q}}=" 0$ ".
13. This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
14. Manufacturer reserves the right to make design and process changes and improvements.
15. Detailed test conditions for AC testing are in Section 3.
