

CONTROL STORE SEQUENCER

8X02A

FUNCTIONAL OPERATION

As shown in Figure 1, the data appearing on the address output pins (A_0 - A_9) is the contents of the 10-bit Address Register. On the rising edge of the clock input pulse (CLK), a new address is latched into the Address Register. This new address is supplied via the Address Multiplexer which selects one of five sources:

- Branch Address Input (B_0 - B_9)
- Current Address + 1
- Current Address + 2 (for the SKIP function)
- Stack Register File (most recent entry)
- All Zeroes (RESET)

The selection of the next address is determined by the "Address Control Function" specified by inputs AC_0 - AC_2 and the TEST input. Table 1 defines the eight Address Control Functions.

The "Reset" (RST) Address Control Function unconditionally forces all Address Register bits to zero on the rising edge of CLK. Sequential microprogram flow is provided by the "Increment" (INC) function which unconditionally increments the Address Register by one for each clock cycle. The Address Register automatically wraps around from the highest address (all "1s") to the lowest address (all "0s").

As shown in Table 1, the TEST input is used to conditionally execute four of the eight Address Control Functions. If the TEST input is *low* (false), the Address Register is simply incremented by one—for the BLT function, the Stack Pointer is also decremented). If the TEST input is *high* (true), the sequencer executes one of the following:

- Skip (TSK)—the Address Register is incremented by two.
- Branch (BRT)—the Address Register is loaded from the Branch Address Inputs.
- Branch-to-Subroutine (BSR).
- Branch-to-Loop (BLT).

The Stack Register File holds up to four 10-bit addresses and operates in the Last-In/First-Out (LIFO) mode. A Stack Pointer keeps track of the next register of the Stack File to be written into; the pointer is incremented after each "push" and decremented after each "pop"—see Table 1. When branching to a subroutine

(BSR), the return address (current address + 1) is "pushed" onto the stack and the branch address input is loaded into the Address Register. To return from a subroutine, the "POP" function pops the return address off the stack and loads it into the Address Register.

The "Push-for-Looping" (PLP) function may be specified in the first instruction of a loop to "push" the current address onto the stack; the Address Register is incremented. A "Branch-to-Loop" (BLT) function placed at the end of the loop "pops" the stack and conditionally branches to the top-of-loop address, depending on the TEST input. If the test for repeating the loop is satisfied (TEST input *high*), the sequencer causes a branch back to the first instruction of the loop in which the top-of-loop address is "pushed" back onto the stack. If the test fails (TEST input *low*), the top-of-loop address is discarded, the stack pointer is decremented and the Address Register is incremented. A combination of subroutines and loops may be nested up to four levels deep.

In abnormal circumstances, the Stack Pointer will wraparound from the fourth to the first register of the Stack File and vice-versa. If the stack is full (four addresses currently stored), an additional "push" causes the first (oldest) entry to be overwritten—the four most recent entries are always maintained). If the stack is empty, a "pop" will access the fourth register of the Stack File; however, the contents of this register may be unpredictable.

The three-state address outputs (A_0 - A_9) are controlled by a common enable input (EN). When the enable input is *high*, the output drivers are placed in the high-impedance state allowing alternative access to the microprogram memory. Other circuit functions are unaffected by EN.

Note

To implement a RESET externally it is necessary to force all Address Control Inputs (AC_0 - AC_2) to the *high* state until at least one rising edge of CLK has occurred. If the AC inputs are supplied directly from the microprogram memory, a RESET may be accomplished by disabling the memory outputs. Pullup resistors should be provided to achieve the required high voltage level.

Table 1. ADDRESS CONTROL FUNCTIONS

MNEMONIC AND DESCRIPTION	CONTROL LINES				NEXT ADDRESS	STACK OPERATION	STACK POINTER
	AC_2	AC_1	AC_0	TEST			
TSK — Test and skip	0	0	0	0	Current address + 1	No change	No change
	0	0	0	1	Current address + 2	No change	No change
INC — Increment	0	0	1	X	Current address + 1	No change	No change
BLT — Branch to Loop if Test Condition is True	0	1	0	0	Current address + 1	POP (Ignore data)	Decrement by 1
	0	1	0	1	From stack register file	POP (Read)	Decrement by 1
POP — Pop stack (Return from subroutine)	0	1	1	X	From stack register file	POP (Read)	Decrement by 1
BSR — Branch to Subroutine if Test Condition is True	1	0	0	0	Current address + 1	No change	No change
	1	0	0	1	Branch address inputs B_0 - B_9	PUSH (Write current address + 1)	Increment by 1
PLP — Push for Looping	1	0	1	X	Current address + 1	PUSH (Write current address)	Increment by 1
BRT — Branch if Test Condition is True	1	1	0	0	Current address + 1	No change	No change
	1	1	0	1	Branch address inputs B_0 - B_9	No change	No change
RST — Reset Address to Zero	1	1	1	X	All zeroes	No change	No change

X = Don't Care

CONTROL STORE SEQUENCER

8X02A

ABSOLUTE MAXIMUM RATINGS

PARAMETER		RATING	UNIT
V_{CC}	Power supply voltage	+7	Vdc
V_{IN}	Input Voltage	+5.5	Vdc
V_O	Off-State output voltage	+5.5	Vdc
T_{STG}	Storage temperature range	-65 to +150	°C

DC ELECTRICAL CHARACTERISTICS

CONDITIONS:

Commercial—

$$V_{CC} = 5.0V (\pm 5\%)$$

$$0^\circ C \leq T_A \leq 70^\circ C$$

PARAMETER	DESCRIPTION	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP ¹	MAX	
V_{IH}	High Level Input Voltage	$V_{CC} = \text{Min}$	2			V
V_{IL}	Low Level Input Voltage	$V_{CC} = \text{Min}$			0.8	
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min}; I_I = -18 \text{ mA}$			-1.5	
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}; I_{OH} = -2.6 \text{ mA}$	2.4	3.4		
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}; I_{OL} = 8 \text{ mA}$		0.42	0.5	
I_I	Input Current at Maximum Input Voltage	$V_{CC} = \text{Max}; V_I = 5.5V$		1	100	μA
I_{IH}	High Level Input Current: AC ₂ -AC ₀ , TEST, CLK	$V_{CC} = \text{Max}; V_{IH} = 2.7V$		<0.1	40	μA
	B ₉ -B ₀ , EN			<0.1	20	
I_{IL}	Low Level Input Current: AC ₂ -AC ₀ , TEST, CLK	$V_{CC} = \text{Max}; V_{IL} = 0.4V$		-24	-800	μA
	B ₉ -B ₀ , EN			-12	-400	
I_{OS}	Short Circuit Output Current ²	$V_{CC} = \text{Max}$	-15	-60	-100	mA
I_{OZH}	High-Z State Output Current—High Level	$V_{CC} = \text{Max}; V_{OH} = 2.7V$			20	μA
I_{OZL}	High-Z State Output Current—Low Level	$V_{CC} = \text{Max}; V_{OL} = 0.4V$			-20	μA
I_{CC}	Supply Current	$V_{CC} = \text{Max}$		170	250	mA

NOTES:

1 Typical limits are $V_{CC} = 5.0V$ and $T_A = 25^\circ C$

2 For purposes of testing, not more than one output should be shorted at a time

CONTROL STORE SEQUENCER

8X02A

AC ELECTRICAL CHARACTERISTICS

CONDITIONS:

Commercial—

$$V_{CC} = 5.0V (\pm 5\%)$$

$$0^\circ C \leq T_A \leq 70^\circ C$$

Loading—

See TEST LOADING
CIRCUIT

PARAMETERS ¹	REFERENCES		LIMITS ⁴			UNITS
	FROM	TO	MIN	TYP ²	MAX	
Pulse Width:						
t _{CW} — Clock cycle time	↑ CLK	↓ CLK	80			ns
t _{PWH} — Clock high	↑ CLK	↓ CLK	35	24		ns
t _{PWL} — Clock low	↓ CLK	↑ CLK	15	9		ns
Propagation Delay:						
t _{PLZ} — Low to High-Z	↓ EN	A ₀ -A ₉		14	20	ns
t _{PHZ} — High to High-Z	↓ EN	A ₀ -A ₉		35	42	ns
t _{PZL} — High-Z to Low	↓ EN	A ₀ -A ₉		10	20	ns
t _{PZH} — High-Z to High	↓ EN	A ₀ -A ₉		20	30	ns
t _{PHL} — High to Low	↑ CLK	↓ A ₀ -A ₉		25	45	ns
t _{PLH} — Low to High	↑ CLK	↑ A ₀ -A ₉		25	45	ns
t _{HA} — Address output hold time ³	↑ CLK	A ₀ -A ₉	13			ns
Set-Up/Hold Times:						
t _{SF} — Function set-up time	AC ₀ -AC ₂	↑ CLK	20	18		ns
t _{SK} — Branch set-up time	B ₀ -B ₉	↑ CLK	15	7		ns
t _{SI} — Test set-up time	TEST	↑ CLK	20	15		ns
t _{HF} — Function hold time	↑ CLK	AC ₀ -AC ₂	20	2		ns
t _{HK} — Branch hold time	↑ CLK	B ₀ -B ₉	15	9		ns
t _{HI} — Test hold time	↑ CLK	TEST	12	-2		ns

NOTES

1 Parameter definitions are illustrated in the Timing Diagrams—See Figure 2

2 Typical limits are V_{CC} = 5.0V and T_A = 25°C.3 t_{HA} is the minimum time the current address outputs remain stable before changing. This delay may be used to provide some of the hold times required for the AC, B, and TEST inputs, if these inputs are determined by the microprogram memory addressed by the 8X02A.

4 This data supersedes the November, 1980 edition of this data sheet

CONTROL STORE SEQUENCER

8X02A





Figure 2. Timing Diagrams

AC VOLTAGE WAVEFORMS and TEST LOADING



CONTROL STORE SEQUENCER

8X02A

APPLICATION

FUNCTIONAL DESCRIPTION

Figure 3 shows a typical configuration of an 8X02A-based control section in a CPU application. Microinstructions read from the memory are used to produce control signals for the CPU and to determine the next microinstruction via the 8X02A Address Control inputs (AC₀-AC₂). In the case of a conditional branch or skip, the status condition applied to the 8X02A TEST input is selected according to the microinstruction. In a branch-type microinstruction, a

branch field typically supplies the 8X02A Branch Address inputs (B0-Bg). (In non-branching instructions, this field may contain other CPU control information.) When a macroinstruction is presented to the CPU, the starting address of the microprogram routine which executes the macroinstruction is presented to the Branch Address inputs. Similar configurations may be used for other applications in which the Branch Address inputs are typically supplied directly from the microprogram memory.




Figure 3. Control Section of a Microprogrammed CPU