

**2048-BIT BIPOLAR RAM (256 × 8)****8X350 (T.S.)****FEATURES**

- On-chip address latches
- 3-state outputs
- Schottky clamped TTL
- Internal control logic for 8X300 system
- Directly interfaces with the 8X300 bipolar microprocessor with no external logic
- May be used on left or right bank

**APPLICATIONS**



- 8X300 or 8X305 working storage

**DESCRIPTION**

The 8X350 bipolar RAM is designed principally as a working storage element in an 8X300 based system. Internal circuitry is provided for direct use in 8X300 applications. When used with the 8X300, the RAM address and data buses are tied together and connected to the IV bus of the system.

The data inputs and outputs share a common I/O bus with 3-state outputs.

The 8X350 is available in commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N8X350-F, and for the military temperature range (-55°C to +125°C) specify S8X350-F.


**TYPICAL I/O STRUCTURE****PIN CONFIGURATION****ABSOLUTE MAXIMUM RATINGS**

PARAMETER	RATING	UNIT
V <sub>CC</sub> Supply voltage	+7	Vdc
V <sub>IN</sub> Input voltage	+5.5	Vdc
V <sub>OH</sub> High	+5.5	Vdc
V <sub>O</sub> Off-state	+5.5	Vdc
T <sub>A</sub> Temperature range		°C
Operating	0 to +75	
Commercial	-55 to +125	
Military	-65 to +150	
T <sub>STG</sub> Storage		

**TRUTH TABLE**

Note X = Don't care

MODE	ME	SC	WC	MCLK	BUSSED DATA/ADDRESS LINES
Hold address					
Disable data out	1	X	X	X	High Z data out
Input new address	0	1	0	1	Address High Z
Hold address					
Disable data out	0	1	0	0	High Z data out
Hold address					
Write data	0	0	1	1	Data in
Hold address					
Disable data out	0	0	1	0	High Z data out
Hold address					
Read data	0	0	0	X	Data out
Undefined state <sup>12</sup>	0	1	1	1	—
Hold address <sup>12</sup>					
Disable data out	0	1	1	0	High Z data out

**BLOCK DIAGRAM**

## 2048-BIT BIPOLAR RAM (256 × 8)

## 8X350 (T.S.)

**DC ELECTRICAL CHARACTERISTICS<sup>2</sup>**
 N8X350:  $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$ ,  $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$   
 S8X350:  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ ,  $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$ 

PARAMETER		TEST CONDITIONS	N8X350			S8X350			UNIT
			Min	Typ	Max	Min	Typ	Max	
$V_{IL}$ $V_{IH}$ $V_{IC}$	Input voltage Low <sup>1</sup> High <sup>1</sup> Clamp <sup>1,3</sup>	$V_{CC} = \text{Min}$ $V_{CC} = \text{Max}$ $V_{CC} = \text{Min}, I_{IN} = -12\text{mA}$	2.0		.85  -1.2	2.0		.80  -1.2	V
$V_{OL}$ $V_{OH}$	Output voltage Low <sup>1,4</sup> High <sup>1,5</sup>	$V_{CC} = \text{Min}$ $I_{OL} = 9.6\text{mA}$ $I_{OH} = -2\text{mA}$	2.4		0.5	2.4		.5	V
$I_{IL}$ $I_{IH}$	Input current Low High	$V_{IN} = 0.45\text{V}$ $V_{IN} = 5.5\text{V}$			-100 25			-150 50	$\mu\text{A}$
$I_{O(\text{OFF})}$  $I_{OS}$	Output current High Z state  Short circuit <sup>3,6</sup>	$\overline{ME} = \text{High}, V_{OUT} = 5.5\text{ V}$ $\overline{ME} = \text{High}, V_{OUT} = 0.5\text{ V}$ $SC = WC, \overline{ME} = \text{Low},$ $V_{OUT} = 0\text{V}, \text{Stored High}$	-20		40 -100  -70			60 -100  -85	$\mu\text{A}$  mA
$I_{CC}$	$V_{CC}$ supply current <sup>7</sup>	$V_{CC} = \text{Max}$			185			200	mA
$C_{IN}$ $C_{OUT}$	Capacitance Input Output	$\overline{ME} = \text{High}, V_{CC} = 5.0\text{V}$ $V_{IN} = 2.0\text{V}$ $V_{OUT} = 2.0\text{V}$		5 8			5 8		pF

**AC ELECTRICAL CHARACTERISTICS<sup>2,9</sup>**
 N8X350:  $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$ ,  $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$   $R_1 = 470\Omega$ ,  $R_2 = 1\text{k}\Omega$ ,  $C_L = 30\text{pF}$   
 S8X350:  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ ,  $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$ 




PARAMETER		TO	FROM	N8X350			S8X350			UNIT
				Min	Typ	Max	Min	Typ	Max	
$T_{E1}$	Enable time Output	Data out	SC-			35			40	ns
$T_{E2}$	Enable time Output	Data out	$\overline{ME}$ -			35			40	
$T_{D1}$	Disable time Output	Data out	SC+			35			40	ns
$T_{D2}$	Disable time Output	Data out	$\overline{ME}$ +			35			40	
$T_W$	Pulse width Master clock <sup>8</sup>			40			50			ns
Setup and hold time										ns
$T_{SA}$	Setup time	MCLK-	Address	30			40			
$T_{HA}$	Hold time	Address	MCLK-	5			10			
$T_{SD}$	Setup time	MCLK-	Data in	35			45			
$T_{HD}$	Hold time	Data in	MCLK-	5			10			
$T_{S3}$	Setup time	MCLK-	$\overline{ME}$ -	40			50			
$T_{H3}$	Hold time	$\overline{ME}$ +	MCLK-	5			5			
$T_{S1}$	Setup time	MCLK-	$\overline{ME}$ -	30			40			
$T_{H2}$	Hold time	$\overline{ME}$ -	MCLK-	5			5			
$T_{S2}$	Setup time	$\overline{ME}$ -	SC-, WC-	0			5			
$T_{H1}$	Hold time	SC-	MCLK-	5			5			
$T_{H4}$	Hold time	WC-	MCLK-	5			5			

Notes on following page

## 2048-BIT BIPOLAR RAM (256 × 8)

8X350 (T.S.)

## TIMING DIAGRAMS



## NOTES

- 1 All voltage values are with respect to network ground terminal
- 2 The operating ambient temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a 2-minute warm-up  
Typical thermal resistance values of the package at maximum temperature are  
 $\theta_{JA}$  junction to ambient at 400lpm air flow - 50°C/watt  
 $\theta_{JA}$  junction to ambient - still air - 90°C/watt  
 $\theta_{JA}$  junction to case - 20°C/watt
- 3 Test each pin one at a time
- 4 Measured with a logic low stored Output sink current is supplied through a resistor to  $V_{CC}$
- 5 Measured with a logic high stored
- 6 Duration of the short circuit should not exceed 1 second
- 7  $t_{CC}$  is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V and the output open
- 8 Minimum required to guarantee a Write into the slowest bit
- 9 Applied to the 8X300 based system with the data and address pins tied to the IV Bus
- 10 SC + ME = 1 to avoid bus conflict
- 11 WC + ME = 1 to avoid bus conflict
- 12 The SC and WC outputs from the 8X300 are never at 1 simultaneously

## TIMING DEFINITIONS

- TS1** Required delay between beginning of Master Enable low and falling edge of Master Clock.
- TSa** Required delay between beginning of valid address and falling edge of Master Clock.
- THa** Required delay between falling edge of Master Clock and end of valid Address.
- TH1** Required delay between falling edge of Master Clock and when Select Command becomes low.
- TE1** Delay between beginning of Select Command low and beginning of valid data output on the IV Bus.
- TD1** Delay between when select Command becomes high and end of valid data output on the IV Bus.
- TH2** Required delay between falling edge of Master Clock and when Master Enable becomes low.
- TE2** Delay between when Master Enable becomes low and beginning of valid data output on the IV Bus.
- TD2** Delay between when Master Enable becomes high and end of valid data output on the IV Bus.
- TS2** Required delay between when Select Command or Write Command becomes low and when Master Enable becomes low.
- TW** Minimum width of the Master Clock pulse.
- TS3** Required delay between when Master Enable becomes low and falling edge of Master Clock.
- TH3** Required delay between falling edge of Master Clock and when Master Enable becomes high.
- TSD** Required delay between beginning of valid data input on the IV Bus and falling edge of Master Clock.
- THD** Required delay between falling edge of Master Clock and end of valid data input on the IV Bus.
- TH4** Required delay between falling edge of Master Clock and when Write Command becomes low.

## VOLTAGE WAVEFORM

