## AN5295NK

## 3 -ch. sound signal processing single chip IC for TV (with $I^{2} \mathrm{C}$ bus)

## ■ Overview

The AN5295NK is a television-use 3-ch. sound signal processing IC which incorporates volume, tone control (L/R/C 3-ch.), and surround sound, sound AGC, lower sound enforce (L/R 2-ch.) functions. All of the functions (including changeover switch) including external I/ O port can be controlled by $\mathrm{I}^{2} \mathrm{C}$ bus.

## Features

- 3-ch. of volumes can be controlled independently (max. attenuation is 75 dB or more)
- Center output can be switched, ether center input or inside L+R signal (for HDTV)
- Lower sound enforce effect (frequency and gain) can be adjusted with external parts
- With L+R output


Applications

- Television

Block Diagram


Pin Descriptions

| Pin No. | Description | Pin No. | Description |
| :---: | :--- | :---: | :--- |
| 1 | R-ch. input pin | 16 | C-ch. volume DAC output pin |
| 2 | Ground pin | 17 | Extension DAC pin 1 |
| 3 | AGC 0 dB adjustment pin | 18 | C-ch. output pin |
| 4 | AGC level sensor-1 pin | 19 | L-ch. output pin |
| 5 | AGC level sensor-2 pin | 20 | C-ch. treble $\mathrm{f}_{\mathrm{C}}$ setting pin |
| 6 | $1 / 2 \mathrm{~V}_{\text {CC }}$ pin | 21 | C-ch. bass $\mathrm{f}_{\mathrm{C}}$ setting pin |
| 7 | Phase shift pin | 22 | L-ch. treble $\mathrm{f}_{\mathrm{C}}$ setting pin |
| 8 | L/R/C-ch. bass DAC output pin | 23 | L-ch. bass $\mathrm{f}_{\mathrm{C}}$ setting pin |
| 9 | R-ch. bass $\mathrm{f}_{\mathrm{C}}$ setting pin | 24 | Bass mix. gain adjustment pin |
| 10 | R-ch. treble $\mathrm{f}_{\mathrm{C}}$ setting pin | 25 | L/R/C-ch. treble DAC output pin |
| 11 | R-ch. output pin | 26 | Bass detection LPF ope.-amp. input pin |
| 12 | R-ch. volume DAC output pin | 27 | L+R add after AGC output pin |
| 13 | L-ch. volume DAC output pin | 28 | C-ch. input pin |
| 14 | I $^{2}$ C communication clock pin | 29 | Power supply pin (12 V) |
| 15 | I $^{2}$ C communication data pin | 30 | L-ch. input pin |

Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{CC}}$ | 13.5 | V |
| Supply current | $\mathrm{I}_{\mathrm{CC}}$ | 80 | mA |
| Power dissipation $^{* 2}$ | $\mathrm{P}_{\mathrm{D}}$ | 1143 | mW |
| Operating ambient temperature $^{* 1}$ | $\mathrm{~T}_{\mathrm{opr}}$ | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature ${ }^{* 1}$ | $\mathrm{~T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

Note) $* 1$ : Except for the operating ambient temperature and storage temperature, all ratings are for $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$.
*2: $\mathrm{T}_{\mathrm{a}}=70^{\circ} \mathrm{C}$.

Recommended Operating Range

| Parameter | Symbol | Range | Unit |
| :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{CC}}$ | 10.8 to 13.2 | V |

Electrical Characteristics at $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Tone control |  |  |  |  |  |  |
| Volume max. level * | $\mathrm{V}_{\mathrm{VO} \text { (max) }}$ | $\mathrm{V}_{\text {IN }}=1 \mathrm{~V}[\mathrm{rms}], \mathrm{f}=1 \mathrm{kHz}$ | -2.3 | -0.3 | 1.7 | dB |
| Volume typ. level * | $\mathrm{V}_{\text {Vo (typ) }}$ | $\mathrm{V}_{\text {IN }}=1 \mathrm{~V}[\mathrm{rms}], \mathrm{f}=1 \mathrm{kHz}$ | -16.2 | -13.2 | $-10.2$ | dB |
| Volume min. level * | $\mathrm{V}_{\mathrm{VO} \text { (min) }}$ | $\mathrm{V}_{\text {IN }}=1 \mathrm{~V}[\mathrm{rms}], \mathrm{f}=1 \mathrm{kHz}$ | - | - | -75 | dB |
| Bass: boost level | $\mathrm{V}_{\text {BB }}$ | $\mathrm{V}_{\text {IN }}=400 \mathrm{mV}[\mathrm{rms}], \mathrm{f}=50 \mathrm{~Hz}$ | 9.2 | 11.2 | 13.2 | dB |
| Bass: cut level | $\mathrm{V}_{\text {BC }}$ | $\mathrm{V}_{\text {IN }}=400 \mathrm{mV}[\mathrm{rms}], \mathrm{f}=50 \mathrm{~Hz}$ | -11.7 | -9.7 | -7.7 | dB |
| Treble: boost level | $\mathrm{V}_{\text {TB }}$ | $\mathrm{V}_{\text {IN }}=400 \mathrm{mV}$ [rms $], \mathrm{f}=20 \mathrm{kHz}$ | 9.7 | 11.7 | 13.7 | dB |
| Treble: cut level | $\mathrm{V}_{\text {TC }}$ | $\mathrm{V}_{\text {IN }}=400 \mathrm{mV}[\mathrm{rms}], \mathrm{f}=20 \mathrm{kHz}$ | -12.1 | -10.1 | -8.1 | dB |
| AGC |  |  |  |  |  |  |
| Input/output level 1 * | $\mathrm{V}_{\text {AGC1 }}$ | $\mathrm{V}_{\text {IN }}=1 \mathrm{mV}[\mathrm{rms}], \mathrm{f}=1 \mathrm{kHz}$ | 0.7 | 1.7 | 2.7 | mV [rms] |
| Input/output level 2* | $\mathrm{V}_{\text {AGC2 }}$ | $\mathrm{V}_{\text {IN }}=50 \mathrm{mV}[\mathrm{rms}], \mathrm{f}=1 \mathrm{kHz}$ | 70 | 110 | 150 | mV [rms] |
| Input/output level 3* | $\mathrm{V}_{\text {AGC3 }}$ | $\mathrm{V}_{\text {IN }}=1 \mathrm{~V}[\mathrm{rms}], \mathrm{f}=1 \mathrm{kHz}$ | 275 | 345 | 415 | mV [rms] |
| Circuit current * | $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{mV}$ | 25 | 45 | 65 | mA |
| Total harmonics distortion * | THD | $\mathrm{V}_{\text {IN }}=1 \mathrm{~V}[\mathrm{rms}], \mathrm{f}=1 \mathrm{kHz}$ | - | 0.1 | 0.5 | \% |
| Max. input voltage * | $\mathrm{V}_{\text {IN (max) }}$ | THD $=1 \%$ | 2.8 | - | - | V [rms] |
| Mute level ${ }^{*}$ | $\mathrm{V}_{\text {MUTE }}$ | $\mathrm{V}_{\text {IN }}=1 \mathrm{~V}[\mathrm{rms}], \mathrm{f}=1 \mathrm{kHz}$ | - | - | -80 | dB |
| Noise level at volume max. * | $\mathrm{V}_{\mathrm{NO} \text { (max) }}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{mV}, \mathrm{R}_{\mathrm{g}}=0 \Omega$ | - | 115 | 200 | $\mu \mathrm{V}[\mathrm{rms}]$ |
| Noise level at volume min. * | $\mathrm{V}_{\mathrm{NO}(\text { min })}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{mV}, \mathrm{R}_{\mathrm{g}}=0 \Omega$ | - | 45 | 100 | $\mu \mathrm{V}[\mathrm{rms}]$ |
| Surround level (max.) ${ }^{*}$ | $\mathrm{V}_{\text {SU (max) }}$ | $\mathrm{V}_{\text {IN }}=100 \mathrm{mV}[\mathrm{rms}], \mathrm{f}=1 \mathrm{kHz}$ | 12.4 | 14.4 | 16.4 | dB |
| Surround level (min.) * | $\mathrm{V}_{\text {SU (min) }}$ | $\mathrm{V}_{\text {IN }}=100 \mathrm{mV}[\mathrm{rms}], \mathrm{f}=1 \mathrm{kHz}$ | 2.9 | 4.9 | 6.9 | dB |
| Surround level at loop on * | $\mathrm{V}_{\text {LPSUL }}$ | $\mathrm{V}_{\text {IN }}=100 \mathrm{mV}[\mathrm{rms}], \mathrm{f}=1 \mathrm{kHz}$ | 4.9 | 6.9 | 8.9 | dB |
| Level at bass add on * | $\mathrm{V}_{\text {BAONL }}$ | $\mathrm{V}_{\text {IN }}=400 \mathrm{mV}[\mathrm{rms}], \mathrm{f}=50 \mathrm{~Hz}$ | 3.95 | 5.95 | 7.95 | dB |
| Cross talk * | CT | $\mathrm{V}_{\text {IN }}=1 \mathrm{~V}[\mathrm{rms}], \mathrm{f}=1 \mathrm{kHz}$ | - | -70 | $-68.5$ | dB |
| Channel balance * | CB | $\mathrm{V}_{\text {IN }}=1 \mathrm{~V}[\mathrm{rms}], \mathrm{f}=1 \mathrm{kHz}$ | -1.5 | 0 | 1.5 | dB |
| L-R volume tracking (1/4)* | $\mathrm{V}_{\text {TR }}$ | $\mathrm{V}_{\text {IN }}=1 \mathrm{~V}[\mathrm{rms}], \mathrm{f}=1 \mathrm{kHz}$ | -2.0 | 0 | 2.0 | dB |
| ${ }^{2} \mathrm{C}$ interface |  |  |  |  |  |  |
| Sink current at ACK | $\mathrm{I}_{\text {ACK }}$ | Maximum value of pin 15 sink current at ACK | 2.0 | 10 | - | mA |
| SCL, SDA signal high-level input | $\mathrm{V}_{\text {IHI }}$ |  | 3.5 | - | 5.0 | V |
| SCL, SDA signal low-level input | $\mathrm{V}_{\text {ILO }}$ |  | 0 | - | 0.9 | V |
| Max. allowable input frequency | $\mathrm{f}_{\text {Imax }}$ |  | - | - | 100 | kbit/s |

Note) * : Uses DIN audio filter.

Electrical Characteristics at $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ (continued)

## - Design reference data

Note) The characteristics listed below are theoretical values based on the IC design and are not guaranteed.

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}^{2} \mathrm{C}$ interface |  |  |  |  |  |  |
| Bus free before start | $\mathrm{t}_{\text {BUS }}$ |  | 4.0 | - | - | $\mu \mathrm{s}$ |
| Start condition setup time | $\mathrm{t}_{\text {SU. STA }}$ |  | 4.0 | - | - | $\mu \mathrm{s}$ |
| Start condition hold time | $\mathrm{t}_{\text {HD. STA }}$ |  | 4.0 | - | - | $\mu \mathrm{s}$ |
| Low period SCL, SDA | $\mathrm{t}_{\mathrm{LO}}$ |  | 4.0 | - | - | $\mu \mathrm{s}$ |
| High period SCL | $\mathrm{t}_{\mathrm{HI}}$ |  | 4.0 | - | - | $\mu \mathrm{s}$ |
| Rise time SCL, SDA | $\mathrm{t}_{\mathrm{r}}$ |  | - | - | 1.0 | $\mu \mathrm{s}$ |
| Fall time SCL, SDA | $\mathrm{t}_{\mathrm{f}}$ |  | - | - | 0.35 | $\mu \mathrm{s}$ |
| Data setup time (write) | $\mathrm{t}_{\text {SU. DAT }}$ |  | 0.25 | - | - | $\mu \mathrm{s}$ |
| Data hold time (write) | $\mathrm{t}_{\text {HD. DAT }}$ |  | 0 | - | - | $\mu \mathrm{s}$ |
| Acknowledge setup time | $\mathrm{t}_{\text {SU. ACK }}$ |  | - | - | 3.5 | $\mu \mathrm{s}$ |
| Acknowledge hold time | $\mathrm{t}_{\text {HD. }}$ ACK |  | 0 | - | - | $\mu \mathrm{s}$ |
| Stop condition setup time | $\mathrm{t}_{\text {SU } \text {. STO }}$ |  | 4.0 | - | - | $\mu \mathrm{s}$ |
| DAC |  |  |  |  |  |  |
| 6-bit DAC DNLE | $\mathrm{L}_{6}$ | $1 \mathrm{LSB}=($ data $($ max. $)-$ data $(00)) / 63$ | 0.1 | 1.0 | 1.9 | LSB/step |



## Terminal Equivalent Circuits

| Pin No. | Equivalent circuit | Description | Voltage (V) |
| :---: | :---: | :--- | :---: |
| 1 |  | R-In: <br> R-ch. Input pin | 6 |
|  |  |  |  |
|  |  |  |  |

Terminal Equivalent Circuits (continued)

| Pin No. | Equivalent circuit | Description | Voltage (V) |
| :---: | :---: | :---: | :---: |
| 3 |  | AGC Adj.: <br> AGC on/off changeover AGC off at 1.2 V or less. | - |
| 4 |  | LS1: <br> AGC level sensor 1 | 7 |
| 5 |  | LS2: <br> AGC level sensor 1, 2 | 0.5 to 1.5 |
| 6 |  | $\mathrm{V}_{\mathrm{REF}}:$ <br> Reference voltage to be stabilized | 6 |
| 7 |  | PS: <br> Phase shift pin | 6 |
| 8 |  | STB: <br> L/R/C-ch. bass DAC output pin | $3 \pm 1$ |

Terminal Equivalent Circuits (continued)

| Pin No. | Equivalent circuit | Description | Voltage (V) |
| :---: | :---: | :---: | :---: |
| 9 |  | RB: <br> R-ch. bass $f_{C}$ setting pin | 6 |
| 10 |  | RT: <br> R-ch. treble $\mathrm{f}_{\mathrm{C}}$ setting pin | 6 |
| 11 |  | R-Out: <br> R-ch. output pin | 6 |
| 12 |  | SRV: <br> R-ch. volume DAC output pin | $3 \pm 1$ |
| 13 |  | SLV: <br> L-ch. volume DAC output pin | $3 \pm 1$ |
| 14 |  | SCL: <br> $\mathrm{I}^{2} \mathrm{C}$ bus clock input pin | $\mathrm{V}_{\text {CC }}$ |

Terminal Equivalent Circuits (continued)

| Pin No. | Equivalent circuit | Description | Voltage (V) |
| :---: | :---: | :---: | :---: |
| 15 |  | SDA: <br> $\mathrm{I}^{2} \mathrm{C}$ bus data input pin | $\mathrm{V}_{\text {CC }}$ |
| 16 |  | SCV: <br> C-ch. volume DAC output pin | $3 \pm 1$ |
| 17 |  | DAC1: <br> Extension DAC output pin | 0 or 5 |
| 18 |  | C-Out: <br> C-ch. output pin | 6 |
| 19 |  | L-Out: <br> L-ch. output pin | 6 |
| 20 |  | CT: <br> C-ch. treble $\mathrm{f}_{\mathrm{C}}$ setting pin | 6 |

Terminal Equivalent Circuits (continued)

| Pin No. | Equivalent circuit | Description | Voltage (V) |
| :---: | :---: | :---: | :---: |
| 21 |  | CB: <br> C-ch. bass $\mathrm{f}_{\mathrm{C}}$ setting pin | 6 |
| 22 |  | LT: <br> L-ch. treble $\mathrm{f}_{\mathrm{C}}$ setting pin | 6 |
| 23 |  | LB: <br> L-ch. bass $f_{C}$ setting pin | 6 |
| 24 |  | B-Gain: <br> Bass mix. gain adjustment pin | 6 |
| 25 |  | STT: <br> L/R/C-ch. treble DAC output pin | $3 \pm 1$ |
| 26 | (26) | B-In: <br> Bass detection LPF ope.-amp. input pin | 6 |

Terminal Equivalent Circuits (continued)

| Pin No. | Equivalent circuit | Description | Voltage (V) |
| :---: | :---: | :--- | :---: |
| 27 |  | ADD: <br> L+R (after AGC) output pin | 6 |
| 28 |  |  | C-In: <br> C-ch. input pin |

## Technical Information

- ${ }^{2} \mathrm{C}$ bus

1. DAC
1) Built-in 5 DAC controls and 8 switches
2) Incorporating auto-increment functions
(1) Sub address 0*: Auto-increment mode
(Data are inputted by the change of sub-address according to the transfer when data are sequentially transferred.)
(2) Sub address 8*: Data renewal mode
(Data are inputted with the same sub-address when data are sequentially transferred.)
3) $I^{2} \mathrm{C}$ bus protocol
(1) Slave address: $10000000(80 \mathrm{H})$
(2) Format (normal)

(3) Auto-increment mode/data renewal mode

| S | Slave address | A | Sub address | A | Data 1 | A | Data 2 | A | Data n | A | P |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

4) Typical data should be inputted at power on because initial state of DAC is not guaranteed.

## Technical Information (continued)

- $I^{2} \mathrm{C}$ bus (continued)

2. $\mathrm{I}^{2} \mathrm{C}$ bus transfer sequence


Transfer message example
Two type of transfer messages of SCL and SDA are sent by synchronous serial transfer. SCL is a clock of constant frequency and SDA indicates address data to control receiving side and is sent in parallel by synchronizing with SCL. Data are transferred in principle with 8-bit 3 octet (byte) and acknowledge bit exists every one octet. Frame organization are described as follows:

1) Start condition When SDA becomes low from high at $\mathrm{SCA}=$ high, receiver is on a data receiving mode.
2) Stop condition When SDA becomes high from low at SCA = high, receiver stops receiving data.
3) Slave address Address determined by device. Receiving is stopped when address of another device is sent.
4) Sub address Address determined by function
5) Data Data to control
6) Acknowledge bit To let the master acknowledge that data has been received for each octet in such manner that the master sends a high signal and the receiver sends back a low signal as shown by above transfer sequence.
SDA is not changed when SCL is high except start and stop conditions.
3. Sub address byte and data byte format


## Technical Information (continued)

- ${ }^{2} \mathrm{C}$ bus (continued)

3. Sub address byte and data byte format (continued)
1) L-ch. Vol., R-ch. Vol., C-ch. Vol.

Min. at data $=00$
Max. at data $=3 \mathrm{~F}$
2) $L / R / C$ treble, $L / R / C$ bass

Min. at data $=0$
Max. at data $=\mathrm{F}$
3) Surround effect

Min. at data $=0$
Max. at data $=\mathrm{F}$
4) Switches (except C-ch. mute SW)

Off at data $=0$
On at data $=1$
5) DACl

Low $(0 \mathrm{~V})$ at data $=0$
High (5 V) at data $=1$
6) C-In select
$\mathrm{L}+\mathrm{R}$ in at data $=0$
C-In at data $=1$
7) C-ch. mute

Off at data $=0$
On at data $=1$

## Application Circuit Example



