## AN6448NFBP

## Speech Network IC Incorporating Cross-Point Switch

## Overview

The AN6448NFBP is a speech network IC suitable for multifunction cordless telephones. It incorporates a cross-point switch controlled by serial input. It allows speech path switching and mixing, and provides for three- or four-person communication and other sophisticated functions. It also incorporates REC/PLAY amplifiers with VOX circuits.

Features

- The speech block can operate on line voltage, with no external power supply, and is operational even during a commercial power failure.
- Incorporates auto. PAD, dial mute, DC voltage regulation, and other basic speech functions.
- The cross-point switch can be operated independently.
- Each output of the cross-point switch can correspond to multiple inputs, allowing three-or four-person communication.
- The REC/PLAY amplifiers incorporate ALC and VOX circuits.
- Receiver volume can be increased by 6 dB or 9 dB .


Block Diagram


Panasonic

- Absolute Maximum Ratings $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage (1) | $\mathrm{V}_{\mathrm{CC}}$ | 7.0 | V |
| Supply current (1) | $\mathrm{I}_{\mathrm{CC}}$ | 50 | mA |
| Supply voltage (2) | $\mathrm{V}_{\mathrm{L}}$ | 12.0 | V |
| Supply current (2) | $\mathrm{I}_{\mathrm{L}}$ | 135 | mA |
| Power dissipation Note) | $\mathrm{P}_{\mathrm{D}}$ | 640 | mW |
| Operating ambient temperature | $\mathrm{T}_{\text {opr }}$ | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

Note) In a free-air condition with $\mathrm{Ta}=75^{\circ} \mathrm{C}$.
$\square$ Recommended Operating Conditions $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Condition | $\min$ | $\operatorname{typ}$ | $\max$ | Unit |
| :--- | :---: | :---: | :---: | :---: | ---: | ---: |
| Operating supply voltage range (1) | $\mathrm{V}_{\mathrm{CC}}$ |  | 4.5 | 5 | 5.5 | V |
| Operating supply voltage range (2) | $\mathrm{V}_{\mathrm{L}}$ |  | 3 | - | 11 | V |
| Clock frequency | $\mathrm{f}_{\text {CLK }}$ |  | - | - | 250 | kHz |

- Electrical Characteristics ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Speech network block |  |  |  |  |  |  |
| Rec. gain | Gv-ER1 | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=30 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \text { Vin }=-42 \mathrm{dBm} \end{aligned}$ | 30.5 | 32.5 | 34.5 | dB |
| Rec. automatic PAD width | AP-ER | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=30 \text { to } 80 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{Vin}=-42 \mathrm{dBm} \end{aligned}$ | 2.5 | 3.7 | 5 | dB |
| Trans. gain | Gv-EM1 | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=30 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{Vin}=-38 \mathrm{dBm} \end{aligned}$ | 27.7 | 29.7 | 31.7 | dB |
| Trans. automatic PAD width | AP-EM | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=30 \text { to } 80 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \text { Vin }=-38 \mathrm{dBm} \end{aligned}$ | 2.5 | 4 | 5 | dB |
| DTMF gain | Gv-ED1 | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=30 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{DM}=\mathrm{ON}, \mathrm{Vin}=-30 \mathrm{dBm} \\ & \hline \end{aligned}$ | 16.9 | 18.9 | 20.9 | dB |
| DTMF automatic PAD width | AP-EDT | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=30 \text { to } 80 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~V}-\mathrm{DMC}=\mathrm{LOW}, \\ & \text { Vin }=-30 \mathrm{dBm} \end{aligned}$ | 2.5 | 4.1 | 5.5 | dB |

REC/PLAY amp. block

| Head bias current | I-REC |  | 145 | 180 | 215 | $\mu \mathrm{~A}$ |
| :--- | ---: | :--- | ---: | ---: | ---: | ---: |
| REC preamp. output | $\mathrm{V}_{\mathrm{O}}-$ RP | Vin $=-45 \mathrm{dBm}, \operatorname{Rin}=10 \mathrm{k} \Omega$ | -13.4 | -11.4 | -9.4 | dBm |
| EQ amp. gain | $\mathrm{G}_{\mathrm{V}}-$ EQ | Vin $=-40 \mathrm{dBm}$ | 27.8 | 29.8 | 31.8 | dB |

Switch block

| SP out max output | $\mathrm{V}_{\mathrm{O}}-\mathrm{SP}$ | Input L-SP IN, THD=5\% | 0 | 4 | - | dBm |
| :--- | :---: | :--- | :--- | :--- | :--- | :---: |
| DH out max output | $\mathrm{V}_{\mathrm{O}}-\mathrm{DH}$ | Input RF1 IN, THD=5\% | 0 | 4 | - | dBm |
| RF1 out max output | $\mathrm{V}_{\mathrm{O}}-$ RF1 | Input RF2 IN, THD=5\% | 0 | 4 | - | dBm |
| RF2 out max output | $\mathrm{V}_{\mathrm{o}}-$ RF2 | Input RF1 IN, THD=5\% | 0 | 4 | - | dBm |
| L-REC out max output | $\mathrm{V}_{\mathrm{o}}-$ LR | Input AUX IN, THD=5\% | 0 | 4 | - | dBm |

Panasonic
Timing Chart


Pin Descriptions

| Pin No. | Description | Pin No. | Description |
| :---: | :---: | :---: | :---: |
| 1 | Ground | 33 | RF2 link output |
| 2 | Line power (+) input | 34 | RF1 link output |
| 3 | Side-tone adjustment | 35 | Intercom link output |
| 4 | Line voltage control (1) | 36 | VOX detection control |
| 5 | Int. ref. voltage output (1) | 37 | VOX amp. input |
| 6 | Int. ref. voltage output (2) | 38 | Time stamp link output |
| 7 | Hold-reset control | 39 | Recording link output |
| 8 | Trans. preamp. output | 40 | ALC input |
| 9 | Auto. PAD control | 41 | ALC detection control |
| 10 | Rec. preamp. input | 42 | Loudspeaker link input |
| 11 | Rec. preamp. output | 43 | Recording input |
| 12 | Rec. amp. input | 44 | Recording inverse input |
| 13 | Rec. amp. output (1) | 45 | Recording preamp. output |
| 14 | Rec. amp. output (2) | 46 | Recording bias current control |
| 15 | MIC preamp. output | 47 | To recording head |
| 16 | MIC preamp. input (1) | 48 | EQ amp. inverse input |
| 17 | MIC preamp. input (2) | 49 | EQ amp. output |
| 18 | DTMF signal input | 50 | REC/PLAY int. ref. voltage output |
| 19 | BT signal input | 51 | Ground |
| 20 | Dial mute control | 52 | MIX preamp. output |
| 21 | Line voltage control | 53 | MIX link input |
| 22 | Line interruption detector output | 54 | AUX preamp. output |
| 23 | Hold-reset signal output | 55 | AUX link input |
| 24 | No connection | 56 | Intercom link input |
| 25 | Strobe signal input | 57 | RF1 link input |
| 26 | Clock signal input | 58 | RF2 link input |
| 27 | No connection | 59 | Power-ON reset control |
| 28 | Data input | 60 | External supply voltage input |
| 29 | Ground | 61 | Internal supply voltage output |
| 30 | Logic power supply input | 62 | Circuit voltage control (2) |
| 31 | VOX detector output | 63 | Line current bypass (2) |
| 32 | SP link output | 64 | Line current bypass (1) |

Panasonic
Pin Descriptions

| PinNo. | Symbol | I/O | Waveform | Description | Equivalent Circuit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | GND | - | $\longrightarrow$ - 0 V | Ground : <br> - This is the ground pin for the speech network. | GND for REC/PLY, VRER SPEECH and LINK. |  |
| 2 | $\mathrm{V}_{\mathrm{L}}$ | I | $\bigcap^{3 \text { to } 10 \mathrm{~V}}$ ( | Line power input : <br> - Connects to the positive output of the diode bridge. |  | The line drive gain (G) is : $\mathrm{G}=\frac{\mathrm{Z}_{\mathrm{Linin}} / / / \mathrm{Z}_{\text {Tel }}}{\mathrm{R}_{1}}$ <br> Also assuming $\begin{aligned} & \mathrm{Z}_{\text {Line }} \simeq 600 \Omega \\ & \mathrm{Z}_{\text {Tel }} \simeq 600 \Omega \\ & \mathrm{R}_{1}=27 \Omega: \\ & \mathrm{G}=20 \log \quad \frac{300}{27}=20.9 \mathrm{~dB} \end{aligned}$ |
| 3 | ST | O |  | Side-tone adjustment : <br> - Grounded through R1 ( $27 \Omega$ ). <br> - Connects to the side-tone adjusting circuit to adjust side tone and receiver level. |  |  |
| 4 | $\begin{aligned} & \mathrm{V}_{\mathrm{L}-} \\ & \text { CONT } \end{aligned}$ | I | $\overline{\mathrm{DC}} 1 \mathrm{~V}$ | Line voltage control (1) : |  | $\mathrm{C}_{2}$ and the internal resistance determine the f. characteristics. |
| 5 | $\mathrm{V}_{\text {ReF }}$ | O | $]_{\text {(Const) }}{ }^{1 \mathrm{~V}}$ | Int. ref. voltage output (1) : <br> - Outputs half the Vreg reference voltage. <br> - Grounded through a $0.01 \mu \mathrm{~F}$ capacitor. |  |  |
| 6 | $\begin{aligned} & \mathrm{V}_{\text {REFF }} \\ & \mathrm{SN} \end{aligned}$ | O | $\begin{array}{r} \text { (Const) } \\ \hline \end{array}$ | Int. ref. voltage output (2) : <br> - Output impedance $=50 \Omega$ |  |  |
| 7 | HCO | - |  | Hold-reset control : <br> - Grounded through C5. Adjusts the output time of control signals. |  | The larger the capacitance of $\mathrm{C}_{5}$, the wider the pulse width. |
| 23 | HCC | - |  | Hold-reset signal output : <br> - This is an open-collector output to a microprocessor. <br> - Requires a pull-up resistor. |  |  |
| 8 | $\begin{array}{\|l\|} \hline \text { T- } \\ \text { FILTER } \end{array}$ | O |  | Trans. preamp. output : <br> - $\mathrm{C}_{6}$ as connected between this pin and the ground forms a low-pass filter. |  | C6 and the $6-\mathrm{k} \Omega$ internal resistance as illustrated on the left form a low-pass filter. |
| 9 | APC | I | $\begin{aligned} & \text { Vreg-R } \cdot \mathrm{I} \\ & \mathrm{I}_{\mathrm{L}} \end{aligned}$ | Auto. PAD control : <br> - Connects through a resistance to Pin61 (Vreg). If the resistance increases, the PAD operates closer to the near end. If the resistance decreases, the PAD operates closer to the far end. |  | - |
| 10 | RV IN | I |  | Rec. preamp. input : <br> - Receiver signals are input from the side-tone circuit to this pin. <br> - R7 and C8 connected between Pin11 and this pin determine |  | The receiver preamplifier gain (G) is : $\qquad$ |
| 11 | $\begin{aligned} & \text { RV } \\ & \text { PRE- } \\ & \text { OUTT } \end{aligned}$ | O | $\underbrace{}_{\mathrm{V}_{\text {REF }}}$ | Rec. preamp. output : <br> - R7 and C8 connected between Pin10 and this pin determine the f. characteristics. <br> - The output impedance is 100 $\pm 50 \Omega$. |  | $\mathrm{G}=-20 \log \left(\frac{\frac{1}{\mathrm{R} 7}+\omega \mathrm{C} 8}{\mathrm{R} 6+\frac{1}{\omega \mathrm{C} 9}}\right)$ |
| 12 | $\left\lvert\, \begin{aligned} & \text { RV } \\ & \text { FILTER } \end{aligned}\right.$ | O | $\mathrm{v}_{\mathrm{REF}}$ | Rec. amp. input : |  | The larger the capacitance of C10, the lower the high band gain as with a LPF. |
| 13 $\cdot$ 14 | RV <br> OUT <br> (1) <br> RV <br> OUT <br> (2) | O | $\bigodot_{\mathrm{V}_{\mathrm{RFF}}}$  | Rec. amp. outputs (1 and 2) : <br> - A ceramic or dynamic receiver is connected. <br> - The output circuit is a BTL configuration. <br> - The output impedance is $50 \pm$ $30 \Omega$. |  |  |

Panasonic

| $\square$ Pin Descriptions (cont.) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin N . | Symbol | I/O | Waveform | Description | Equivalent Circuit | Remarks |
| 15 | $\begin{aligned} & \text { MIC } \\ & \text { OUT } \end{aligned}$ | O |  | MIC preamp. output : <br> - R11 and C13 connected between Pin17 and this pin determine the f. characteristics. <br> - The output impedance is 300 $\pm 100 \Omega$. | (15) | Feedback is input to this pin through a capacitor. The capacitor and R9 to R11, and C12 and C13 determine the f. characteristics. |
| 16 | $\begin{aligned} & \text { MIC } \\ & \text { IN }_{(+)} \end{aligned}$ | I |  | MIC preamp. input (1) : <br> - A bias resistor and a microphone connect to this pin. |  |  |
| 17 | $\begin{aligned} & \text { MIC } \\ & \text { IN }_{(-)} \end{aligned}$ | I | $\mathrm{V}_{\text {REF }}$ | MIC preamp. input (2) : <br> - R11 and C13 connected between Pin15 and this pin determine the f. characteristics. |  |  |
| 18 | $\frac{\text { MF- }}{\text { IN }}$ | I | $\mathrm{V}_{\text {REF }}$ With signal ON | DTMF signal input : <br> - DTMF signals are input through a coupling capacitor C14. <br> - When DMC is low at Pin20, DTMF is enabled. <br> - Input impedance is $10 \mathrm{k} \Omega$. | (18) | The input impedance ( $10 \mathrm{k} \Omega$ ) and C14 or C15 form an |
| 19 | $\begin{aligned} & \text { BT- } \\ & \text { IN } \end{aligned}$ | I | $\bar{V}_{\text {REF }}$ | BT signal input : <br> - Beep tone (BT) signals are input through a coupling capacitor C15. <br> - Input impedance is $10 \mathrm{k} \Omega$. | (19) |  |
| 20 | DMC | I |  | Dial mute control : <br> - Normal speech mode when Pin20 is high or open (MIC amp. ON and rec. amp. ON). <br> - DTMF mode when Pin20 is low (DTMF amp. ON and BT amp. ON). |  | - |
| 21 | $\begin{aligned} & \mathrm{DC}- \\ & \mathrm{CONT} \end{aligned}$ | I | Line voltage increases | Line voltage control : <br> - Line voltage is normal when this pin is high. Line voltage increases by 1 to 1.5 V when this pin is low. | (21) | - |
| 22 | CPC | O |  | Line interruption detector output : <br> - This is an open collector output to a microprocessor, requiring a pull-up resistor connected to the microprocessor's power supply. This pin goes low when line voltage is 3.0 V or more, and goes high when 1.5 V or less. |  | - Referring to the left figure, the voltage, VCPC, at which $\mathrm{T}_{\mathrm{r} \text { CPC }}$ turns ON is calculated as follows: $\begin{aligned} & \mathrm{V}_{\mathrm{CPC}}(\mathrm{ON}) \\ & =\frac{\mathrm{R} 1+\mathrm{R} 2}{\mathrm{R} 1} \times \mathrm{VBE}\left(\mathrm{~T}_{\mathrm{rCPC}}\right) \\ & =2.5 \mathrm{~V}\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right) \end{aligned}$ |
| 24 | NC |  |  | No connection |  |  |
| 25 | STR | I | $-\square_{0 \mathrm{v}}^{5 \mathrm{v}}$ | Strobe signal input : <br> - The strobe signal for serial control data is input to this pin. The rising edge of the strobe signal determines the timing at which internal control address or ON/OFF status is validated. |  | $\underline{\square}$ |
| 26 | CLK | I | $\square_{0 \mathrm{v}}^{5 \mathrm{v}} \square \square$ | Clock signal input : <br> - The clock signal for serial control data is input to this pin. The rising edge of the clock signal determines the timing at which data is read. |  | - |
| 27 | NC |  |  | No connection |  |  |

Panasonic

| $\square$ Pin Descriptions (cont.) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PinNo. | Symbol | I/O | Waveform | Description | Equivalent Circuit | Remarks |
| 28 | DATA | I |  | Data input : <br> - Serial data is input to this pin. Data is read into the internal shift register in synchronization with clock signals. |  |  |
| 29 | GND | - | - | Ground : <br> - This is the ground pin for the logic circuits. |  |  |
| 30 | $\begin{aligned} & \mathrm{L}- \\ & \mathrm{V}_{\mathrm{CC}} \end{aligned}$ | - | - | Logic power supply input : |  |  |
| 31 | $\begin{aligned} & \text { VOX. } \\ & \text { OUT } \end{aligned}$ | O |  | VOX detector output : <br> - This is an open collector output. <br> - This pin goes low when voice signals are input to Pin37. |  | - Output waveforms are shaped stable internally (by the threshold circuit). |
| 32 | SP. <br> OUT | O |  | Loudspeaker link output : <br> - This is a link switch output to an external loudspeaker amplifier. <br> - The output amplifier gain is selectable between 12 and 0 dB . <br> - Output impedance is $50 \pm 30 \Omega$. |  | When address 2 F of the crosspoint switch is OFF, the output amplifier gain is set to 12 dB . |
| 33 | $\begin{aligned} & \text { RF2 - } \\ & \text { OUT } \end{aligned}$ | O |  | RF2 link output : <br> - This is a link switch output. <br> - Output impedance is $50 \pm 30 \Omega$. |  |  |
| 34 | $\begin{aligned} & \text { RF1- } \\ & \text { OUT } \end{aligned}$ | O |  | RF1 link output : <br> - This is a link switch output. <br> - Output impedance is $50 \pm 30 \Omega$. |  |  |
| 35 | $\begin{aligned} & \text { DH - } \\ & \text { OUT } \end{aligned}$ | O |  | Intercom link output : <br> - This is a link switch output to a intercom. <br> - Output impedance is $50 \pm 30 \Omega$. |  |  |
| 36 | VOX DET | O | $\underbrace{\substack{\text { Pin33 (with a capacior) } \\ \text { outut }}}_{\substack{\text { Pin37 input } \\ \text { Half-wave nececificaciorion })}}$ | VOX detection control : <br> - A smoothing capacitor (C17) and a resistor (R19) connect in parallel to this pin to adjust the attack and recovery times of the VOX detector. |  | - VOX detection can be done in two ways: <br> A) With small C17 ( 560 pF ) and small R19 ( $39 \mathrm{k} \Omega$ ) <br> VOX input $\preceq \backsim \preceq$ VOX output 도돈 <br> B) With large $\mathrm{C} 17(22 \mu \mathrm{~F})$ and large R19 (100k $\Omega$ ) VOX input $\bumpeq \sim$ |
| 37 | $\begin{aligned} & \text { VOX } \\ & \text { IN } \end{aligned}$ | I |  | VOX amp. input : <br> - VOX (voice detection) signals are input to this pin. <br> - Input impedance is $500 \Omega$. |  | - Input sensitivity is calculated as follows : $\mathrm{G}=\frac{\mathrm{R} 2 / / \mathrm{ZC} 1}{\mathrm{R} 1}$ <br> Adjust the f. characteristics and sensitivity based on the above calculation. |

Panasonic

| $\square$ Pin Descriptions (cont.) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PinNo. | Symbol | I/O | Waveform | Description | Equivalent Circuit | Remarks |
| 38 | $\begin{aligned} & \text { LTS - } \\ & \text { OUT } \end{aligned}$ | O | $\sim_{V_{\text {REF }}}$ | Time stamp link output : <br> - This is a buffered link switch output. <br> - Output impedance is $50 \pm 30 \Omega$. | $\begin{aligned} & \text { LINK } \\ & \text { To LINK SW } \end{aligned}$ |  |
| 39 | $\begin{aligned} & \text { LRC-- } \\ & \text { OUT } \end{aligned}$ | O | $\mathrm{V}_{\mathrm{kHF}}$ | Recording link output : <br> - This is a buffered link switch output. <br> - Output impedance is $50 \pm 30 \Omega$. |  |  |
| 40 | $\begin{aligned} & \text { ALC. } \\ & \text { IN } \end{aligned}$ | I |  | ALC input : <br> - Pin45 connects through a coupling capacitor to this pin. <br> - Input impedance is $10 \mathrm{k} \Omega$. |  | - Ground Pin41 if no ALC circuit is used. <br> - The larger C20, the longer the attack time. The smaller R22, the shorter the recovery time. |
| 41 | $\begin{aligned} & \text { ALC. } \\ & \text { DET } \end{aligned}$ | O |  | ALC detection control : <br> - A smoothing capacitor (C20) and a resistor (R22) connect in parallel to this pin to adjust the attack and recovery times of the ALC. |  |  |
| 42 | $\begin{aligned} & \mathrm{SP} \\ & \mathrm{IN} \end{aligned}$ | I |  | Loudspeaker link input : <br> - SP signals to this pin are output through a coupling capacitor to the link switch. <br> - Input impedance is $50 \mathrm{k} \Omega$. |  |  |
| 43 | $\begin{aligned} & \text { RD } \\ & \text { PRE - } \\ & \text { IN } \end{aligned}$ | I | $\mathrm{V}_{\text {REF }}$ | Recording input: <br> - Recording signals are input through a coupling capacitor to this pin. <br> - Input impedance is normally 10 $\mathrm{k} \Omega$. It decreases during ALC operation. |  |  |
| 44 | $\begin{aligned} & \begin{array}{l} \text { RD } \\ \text { PRE - } \\ \text { NF } \end{array} \end{aligned}$ | I | $\mathrm{V}_{\text {REF }}$ | Recording preamp. inverse input : <br> - A C/R combination between Pin45 and this pin determines the gain and f. characteristics of the recording preamplifier. |  | The gain (G) of the recording preamplifier is : |
| 45 | $\begin{aligned} & \text { REC } \\ & \text { PRE- } \\ & \text { OUT } \end{aligned}$ | O |  | Recording preamp. output : <br> - Outputs amplified recording signals. <br> - Output impedance is $50 \pm 30 \Omega$. |  | $\mathrm{G}=-\frac{\mathrm{R} 26}{\mathrm{R} 24+\frac{1}{\omega \mathrm{C} 23}}$ |
| 46 | BIAS <br> ADJ | - |  | Recording bias current control : <br> - A CR combination connected to this pin determines the recording bias current and gain of a recording head. <br> - The smaller the resistance of the CR combination, the greater the bias current and gain. |  | - Address 07 of the cross-point SW determines the ON/OFF status of the rec. preamp. <br> - The bias current to the head is: $\begin{aligned} & \mathrm{I}_{\mathrm{H}}=\frac{\mathrm{Vref}}{\mathrm{R} 27} \times 3 \\ & \mathrm{~V}_{\text {ref }}=\frac{1}{2} \mathrm{~V}_{\text {REG }} \end{aligned}$ |
| 47 | HEAD | I/O | $$ | To recording head : <br> - A recording head connects to this pin. |  |  |
| 48 | $\begin{aligned} & \mathrm{EQ} . \\ & \mathrm{NF} \end{aligned}$ | I | $\overline{\mathrm{V}}_{\mathrm{REF}}$ | EQ amp. inverse input : <br> - A C/R combination between pin49 and this pin determines the equalizer characteristics. |  | - The gain of the equalizer amp. is calculated the same way as the receiver preamp. <br> - Address 0 F of the cross-point SW determines the ON/OFF status of the EQ amp. |
| 49 | $\begin{aligned} & \mathrm{EQ} . \\ & \mathrm{OUT} \end{aligned}$ | O |  | EQ amp. output : <br> - Outputs amplified equalizer signals. <br> - Output impedance is $50 \pm 30 \Omega$. |  |  |
| 50 | $\begin{aligned} & \mathrm{V}_{\mathrm{REFF}}- \\ & \mathrm{PR} \end{aligned}$ | O | $\begin{aligned} & \frac{1}{\frac{1}{2} V_{\text {REF }}} \\ & \text { (CONST) } \end{aligned}$ | REC/PLAY int. ref. voltage output : <br> - The pin5 ref. voltage is buffered and output from this pin. | $\mathrm{V}_{\text {REF }}$ <br> (5) |  |

Panasonic

| $\square$ Pin Descriptions (cont.) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PinNo. | Symbol | I/O | Waveform | Description | Equivalent Circuit | Remarks |
| 51 | GND | - | $\square$ | Ground : <br> - Output impedance is $50 \pm 30 \Omega$. | — |  |
| 52 | $\begin{aligned} & \text { MIX } \\ & \text { OUT } \end{aligned}$ | O | $\sim_{\mathrm{V}_{\mathrm{REF}}}$ | MIX preamp. output : <br> - A C/R combination between Pin53 and this pin determines the gain and f. characteristics of the MIX preamp. <br> - Output impedance is $50 \pm 30 \Omega$. |  | The gain of the MIX preamp. is calculated the same way as the rec. preamp. |
| 53 | $\begin{aligned} & \text { MIX } \\ & \mathrm{IN} \end{aligned}$ | I | - | MIX link input : <br> - MIX signals are input through a coupling capacitor to this pin. |  |  |
| 54 | $\begin{aligned} & \text { AUX } \\ & \text { OUT } \end{aligned}$ | O | $\sim_{\mathrm{V}_{\mathrm{REF}}}$ | AUX preamp. output : <br> - A CR combination between Pin55 and this pin determines the gain and f. characteristics of the AUX preamp. <br> - Output impedance is $50 \pm 30 \Omega$. |  | The gain of the AUX preamp. is calculated the same way as the rec. preamp. |
| 55 | $\begin{aligned} & \text { AUX } \\ & \text { IN } \end{aligned}$ | I |  | AUX link input: <br> - AUX signals are input through a coupling capacitor to this pin. |  |  |
| 56 | DH IN | I |  | Intercom link input : <br> - Intercom signals are input through a coupling capacitor C 33 to this pin. <br> - Input impedance is $10 \mathrm{k} \Omega$. | (56) | The input impedance as illustrated left and C33, C34, or C35 form a HPF. |
| 57 | $\begin{aligned} & \text { RF1 } \\ & \text { IN } \end{aligned}$ | I |  | RF1 link input : <br> - RF1 signals are input through a coupling capacitor C34 to this pin. <br> - Input impedance is $10 \mathrm{k} \Omega$. |  |  |
| 58 | $\begin{array}{\|l\|} \text { RF2 } \\ \text { IN } \end{array}$ | I |  | RF2 link input : <br> - RF1 signals are input through a coupling capacitor C34 to this pin. <br> - Input impedance is $10 \mathrm{k} \Omega$. |  |  |
| 59 | PR | I | $\underline{\square}$ | Power-ON reset control : <br> - C36 between this pin and GND determines the power-ON reset time of the logic circuits. |  | - The larger C36, the longer the power-ON reset time. <br> - The power-ON reset signal is output when the supply voltage reaches 4 V . |
| 60 | $\mathrm{V}_{\text {CC }}$ | - | $\frac{5 \mathrm{~V}}{ \pm 0.5 \mathrm{~V}}$ | External supply voltage input : <br> - $5 \pm 0.5 \mathrm{~V}$ power supply is input to this pin. |  |  |
| 61 | $\mathrm{V}_{\text {reg }}$ | O | $\frac{\mathrm{v}_{\mathrm{cc}}-0.2 \mathrm{~V}}{\mathrm{DC}}$ <br> 2 V during power failure | Internal supply voltage output : <br> - A power supply derived from line voltage is output from this pin to the internal speech network. |  |  |
| 62 | VLC | - | 2-5 VDC depending on $V_{L}$ | Circuit voltage control (2) : <br> - This pin is grounded through C38. |  | C38 (typically $47 \mu \mathrm{~F}$ ) determines how the circuit voltage fluctuates. |


| $\square$ Pin Descriptions (cont.) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PinNo. | Symbol | I/O | Waveform | Description | Equivalent Circuit | Remarks |
| 63 | PD2 | O | $\frac{\mathrm{DC}}{\substack{0 \text { to } \\ \text { on } \mathrm{V}_{\mathrm{L}}}} \frac{\mathrm{depending}}{}$ | Line current bypass (2) : <br> - Line current is bypassed from this pin through R39 to GND. R39 must be $1 / 2 \mathrm{~W}$ or more. |  | $\mathrm{Z}_{\text {Tel }}$ is 1.5 to $2 \mathrm{k} \Omega$ on the IC side. It must be adjusted to $600 \Omega$ by inserting a $820 \Omega$ resistor between $\mathrm{V}_{\mathrm{L}}$ and GND. |
| 64 | PDI | I | $\underbrace{\mathrm{DC}}_{\substack{\text { Same as above } \\ \mathrm{V}_{\mathrm{L}-}-33 \Omega \times \mathrm{I}_{\mathrm{L}}}}$ | Line current bypass (1) : <br> - Line current is bypassed from this pin through R40 to Pinw. R40 must be $1 / 2 \mathrm{~W}$ or more. |  |  |

Logic Specifications
(Basic Block Diagrams)
Output (cross-point SW and other controls)


Time charts (assuming the address h26 latch is to be set)


1. Data is read into the shift register in synchronization with a rising edge of the clock, with the higher data being shifted sequentially on a first-come highest-bit basis.
2. When the strobe is low, data is shifted sequentially on the sift register in synchronization with the clock. Data on the latch circuit will not change.
3. When the strobe goes high, the latched data whose address is represented by the highest 6-bit of the shift register is updated. Latched data is set when the least significant bit is 1 , and reset when the bit is 0 .
4. Referring to 3 above, if the address is h00 (the highest 6bit of the shift register are all 0s), the latch circuit is cleared (all reset) regardless of the data content.
5. At power-on, the latch circuit is cleared (by power-ON reset).

Logic Circuits Address Specifications

1. Cross-point switch

| Input | Output | Handset rec. | Line output | Loudspeaker | Intercom | RF1 | RF2 | Recording |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Loudspeaker | - | - | 02 | - | - | - | - | - |
| Microphone | - | 09 | 0 A | 0 B | 0 C | 0 D | - |  |
| Receiver | 10 | - | 12 | - | 14 | 15 | 0 E | - |
| Intercom | 18 | - | 1 A | - | 1 C | 1 D | 1 E | - |
| RF1 | 20 | 21 | - | 23 | - | 25 | - |  |
| RF2 | 28 | 29 | - | 2 B | 2 C | - | - | 2 E |
| MIX | 30 | 31 | 32 | 33 | 34 | 35 | - | - |
| AUX | 38 | 39 | 3 A | 3 B | 3 C | 3 D | - |  |

Note) Empty space means "not applicable." Address is in hexadecimal.
2. Other control switches
$00 \quad$ All reset
07 Recording amp. ON
0F Playing amp. ON
$17 \quad$ Receiver volume 6 dB up
1F Receiver volume 9 dB up (when address 17 is on)

27 Handset receiver amp. mute 2F Loudspeaker amp. gain 12 dB down

Note) Address is in hexadecimal.

Package power dissipation



