

8K × 8 bit SRAM

BR6265BF-N10SL

The BR6265BF-N10SL is an 8192 word × 8 bit CMOS static RAM. It runs on a 5V single power supply, and input can be directed coupled with TTL. Current consumption in the non-selected state is extremely low at 20 μ A (max.), and memory information can be retained even at a low voltage of 2V, making this product ideal for battery backup operations.

Both the access and cycle timing are 100ns, facilitating timing design.


●Applications

General-purpose

●Features

- 1) SRAM with an 8192 × 8 bit configuration.
- 2) 5V single power supply voltage with $\pm 10\%$ fluctuation tolerance.
- 3) High speed access time of 100ns.
- 4) TTL compatible input/output.
- 5) Input and output use the same pin, and there are 3 output states.
- 6) No clock is necessary (asynchronous static circuit).
- 7) Input and output data are in the same phase.
- 8) Low power consumption.

●Block diagram



SRAM

● Absolute maximum ratings (Ta=25°C)

| Parameter | Symbol | Limits | Unit |
|-----------------------------|------------------|---------------------------|------|
| Power supply voltage | V _{CC} | -0.5 *1 ~7.0 | V |
| Power dissipation | P _d | 850*2 | mW |
| Operating temperature range | T _{opr} | 0~70 | °C |
| Storage temperature | T _{stg} | -55~125 | °C |
| I/O voltage | V _I | -0.5~V _{CC} +0.5 | V |

*1 At pulse width of 50 ns: -3.0 V (min.)

*2 Reduced by 8.5mW for each increase in Ta of 1°C over 25°C.

● Recommended operating conditions (Ta=25°C)

| Parameter | Symbol | Min. | Typ. | Max. | Unit |
|----------------------|-----------------|------|------|----------------------|------|
| Power supply voltage | V _{CC} | 4.5 | 5.0 | 5.5 | V |
| "H" input voltage | V _{IH} | 2.2 | — | V _{CC} +0.5 | V |
| "L" input voltage | V _{IL} | -0.3 | — | 0.8 | V |
| Ambient temperature | T _a | 0 | — | 70 | °C |

● Pin description


| Pin No. | Pin Name | Function |
|--------------------|-------------------------|---|
| 1 | NC | Internal chip and not connected |
| 2~10, 21, 23~25 | A0~A12 | 8192-byte memory address input |
| 11~13, 15~19 | I/O0~I/O7 | 8-bit data I/O |
| 20 | $\overline{\text{CE}}1$ | Chip enable control input |
| 26 | CE2 | Chip enable control input |
| 22 | $\overline{\text{OE}}$ | Output enable control input |
| 27 | $\overline{\text{WE}}$ | Write enable control input |
| 28 | V _{CC} | 5V±10% power supply |
| 14 | V _{SS} | Reference voltage for all input/output, 0 V |

●Electrical characteristics (Unless otherwise specified, Ta=0 to 70°C, Vcc=5V ± 10%)

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Conditions | Measurement Circuit |
|---------------------------|-------------------|----------------------|------|----------------------|------|---|---------------------|
| "L" input voltage | V _{IL} | -0.3*1 | — | 0.8 | V | | — |
| "H" input voltage | V _{IH} | 2.2 | — | V _{CC} +0.5 | V | | — |
| "L" output voltage | V _{OL} | 0 | — | 0.4 | V | I _{OL} =2.1mA | Fig.1 |
| "H" output voltage | V _{OH} | 2.4 | — | V _{CC} | V | I _{OH} =-1.0mA | Fig.2 |
| | | V _{CC} ×0.8 | — | V _{CC} | V | I _{OH} =-0.1mA | — |
| Input leakage current | I _I | — | — | ±1 | μA | V _{IN} =0~V _{CC} | Fig.3 |
| Output leakage current | I _{LO} | — | — | ±1 | μA | V _{OUT} =0~V _{CC} | Fig.4 |
| Average operating current | I _{CCA1} | — | — | 40 | mA | CE1=V _{IL} ,CE2=V _{IH} ,I/O: OPEN Minimum cycle time | Fig.5 |
| | I _{CCA2} | — | — | 10 | mA | CE1=V _{IL} ,CE2=V _{IH} ,I/O: OPEN f=1MHz | Fig.5 |
| Standby current | I _{SB} | — | — | 3 | mA | CE1=V _{IH} or CE2=V _{IL} | — |
| | I _{SB1} | — | — | 20 | μA | CE1≥V _{CC} -0.2V, CE2≥V _{CC} -0.2V or CE2≤0.2V | Fig.6 |
| | I _{SB2} | — | — | 20 | μA | CE2≤0.2V | — |


*1 At input voltage pulse width of 50 ns or less : -3.0 V

● Measurement circuit



Data sets all output to LOW (Data 00)

Fig. 1 LOW output voltage measurement circuit



Data sets all output to HIGH (Data FF)

Fig. 2 HIGH output voltage measurement circuit




Fig. 3 Input leakage measurement circuit





Fig. 4 Output leakage current measurement circuit



①: Average operating current ICCA1

②: Average operating current ICCA2

Fig. 5 Current consumption measurement circuit




Fig. 6 Standby current measurement circuit

● Operating modes

| Control pin | | | | Mode | I/O | Power consumption |
|-----------------|------------------|------------------|-----------------|-----------------|----------------|-------------------|
| \overline{OE} | $\overline{CE1}$ | $\overline{CE2}$ | \overline{WE} | | | |
| X | H | X | X | Wait state | High impedance | Standby state |
| X | X | L | X | Wait state | High impedance | Standby state |
| H | L | H | H | Output disabled | High impedance | Operating state |
| L | L | H | H | Read | Data output | Operating state |
| X | L | H | L | Write | Data output | Operating state |

X : Either V_{IL} or V_{IH} ● AC test conditions ($T_a=0$ to 70°C , $5V \pm 10\%$)

Input pulse level : 0.8 to 2.4V

Input rise/fall time : 5ns

I/O timing level : 1.5V


Output load : 1 TTL gate and $CL = 100\text{pF}$

● Read cycle

| Parameter | Symbol | Min. | Max. | Unit |
|---|-----------|------|------|------|
| Read cycle time | t_{RC} | 100 | — | ns |
| Address access time | t_{AA} | — | 100 | ns |
| $\overline{CE1}$ access time | t_{CO1} | — | 100 | ns |
| $\overline{CE2}$ access time | t_{CO2} | — | 100 | ns |
| \overline{OE} access time | t_{OE} | — | 40 | ns |
| Output hold time | t_{OH} | 10 | — | ns |
| $\overline{CE1}$ output set time | t_{LZ1} | 10 | — | ns |
| $\overline{CE2}$ output set time | t_{LZ2} | 10 | — | ns |
| \overline{OE} output reset time | t_{OLZ} | 5 | — | ns |
| $\overline{OE1}$ deselect output floating | t_{HZ1} | — | 35 | ns |
| $\overline{OE2}$ deselect output floating | t_{HZ2} | — | 35 | ns |
| \overline{OE} disable output floating | t_{OHZ} | — | 35 | ns |


SRAM

● Read cycle timing chart 1 ($\overline{CE1} = \overline{OE} = V_{IL}$, $CE2 = \overline{WE} = V_{IH}$)



● Read cycle timing chart 2 ($\overline{WE} = V_{IH}$)

Fig.7



Fgi.8

● Write cycle

| Parameter | Symbol | Min. | Max. | Unit |
|---|-----------|------|------|------|
| Write cycle time | t_{wc} | 100 | — | ns |
| Chip select time | t_{cw} | 80 | — | ns |
| Address valid time | t_{aw} | 80 | — | ns |
| Address setup time | t_{as} | 0 | — | ns |
| Write pulse width | t_{wp} | 60 | — | ns |
| \overline{WE} output delay time | t_{wr} | 0 | — | ns |
| $\overline{CE1}$, $\overline{CE2}$ output delay time | t_{wr1} | 0 | — | ns |
| \overline{WE} output floating time | t_{whz} | — | 35 | ns |
| Input data set time | t_{dw} | 40 | — | ns |
| Input data hold time | t_{dh} | 0 | — | ns |
| \overline{WE} output set time | t_{ow} | 5 | — | ns |


● Write cycle timing chart 1 (\overline{WE} control)

Fig.9

SRAM

● Write cycle timing chart 2 ($\overline{CE1}$ control)




Fig.10

● Write cycle timing chart 3 (CE2 control)




Fig.11

- * While the I/O pin is in output state, input signals should not be applied which are in reverse phase to the output.
- * The contents noted in this document may fall under the jurisdiction of services pertaining to overseas exchange rates and overseas control regulations (services pertaining to design, construction, specifications), and may require special handling.

SRAM

● Data retention characteristics at low power supply voltage ($T_a = 0$ to 70°C) : SL version products

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Conditions |
|-------------------------------------|--------------|------|------|------|---------------|--|
| Data retention power supply voltage | V_{DR} | 2.0 | — | 5.5 | V | $\overline{CE1} \geq V_{CC} - 0.2\text{V}$, $CE2 \geq V_{CC} - 0.2\text{V}$ or $CE2 \leq 0.2\text{V}$ |
| Data retention current | I_{CCDR}^* | — | — | 10 | μA | $\overline{CE1} \geq V_{CC} - 0.2\text{V}$, $CE2 \geq V_{CC} - 0.2\text{V}$ or $CE2 \leq 0.2\text{V}$, $V_{CC} = 3.0\text{V}$ |
| CS data retention time | t_{CDR} | 0 | — | — | ns | |
| Operating recovery time | t_R | 5 | — | — | ms | |

*1 μA (Max.), when $T_a = 0 \sim 40^\circ\text{C}$

● Data retention waveform at low power supply voltage





Fig.12

● External dimensions (Units: mm)



SRAM

Notes

- The contents described in this catalogue are correct as of March 1997.
- No unauthorized transmission or reproduction of this book, either in whole or in part, is permitted.
- The contents of this book are subject to change without notice. Always verify before use that the contents are the latest specifications. If, by any chance, a defect should arise in the equipment as a result of use without verification of the specifications, ROHM CO., LTD., can bear no responsibility whatsoever.
- Application circuit diagrams and circuit constants contained in this data book are shown as examples of standard use and operation. When designing for mass production, please pay careful attention to peripheral conditions.
- Any and all data, including, but not limited to application circuit diagrams, information, and various data, described in this catalogue are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO., LTD., disclaims any warranty that any use of such device shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes absolutely no liability in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices; other than for the buyer's right to use such devices itself, resell or otherwise dispose of the same; no express or implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by ROHM CO., LTD., is granted to any such buyer.
- The products in this manual are manufactured with silicon as the main material.
- The products in this manual are not of radiation resistant design.

The products listed in this catalogue are designed to be used with ordinary electronic equipment or devices (such as audio-visual equipment, office-automation equipment, communications devices, electrical appliances, and electronic toys). Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers, or other safety devices) please be sure to consult with our sales representatives in advance.

● Notes when exporting

- It is essential to obtain export permission when exporting any of the above products when it falls under the category of strategic material (or labor) as determined by foreign exchange or foreign trade control laws.
- Please be sure to consult with our sales representatives to ascertain whether any product is classified as a strategic material.