


CD54/74HC4510, CD54/74HCT4510 CD54/74HC4516, CD54/74HCT4516

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Presettable Synchronous 4-Bit Up/Down Counters

CD54/74HC/HCT4510 BCD Decade Counter, Asynchronous Reset
 CD54/74HC/HCT4516 4-Bit Binary Counter, Asynchronous Reset

Type Features:

- Synchronous counting and asynchronous loading
- Look-ahead carry for high-speed counting

The CD54/74HC/HCT4510 presettable BCD up/down counter and the CD54/74HC/HCT4516 presettable binary up/down counter consist of four synchronously clocked D-type flip-flops (with a gating structure to provide T-type flip-flop capability) connected as counters. These counters can be cleared by a high level on the Master Reset line, and can be preset to any binary number present on the preset inputs by a high level on the Preset Enable line. The 4510 will count out of non-BCD counter states in a maximum of two clock pulses in the up mode, and a maximum of four clock pulses in the down mode.


If the Carry-In input is held low, the counter advances up or down on each positive-going clock transition. Synchronous cascading is accomplished by connecting all clock inputs in parallel and connecting the Carry-Out of a less significant stage to the Carry-In of a more significant stage.

The 4510 and 4516 can be cascaded in the ripple mode by connecting the Carry-Out to the clock of the next stage. If the Up/Down input changes during a terminal count, the Carry-Out must be gated with the clock, and the Up/Down input must change while the clock is high. This method provides a clean clock signal to the subsequent counting stage. (See Fig. 5.)

The CD54HC/HCT4510 and the CD54HC/HCT4516 are supplied in 16-lead ceramic dual-in-line frit-seal packages (F suffix). The CD74HC/HCT4510 and the CD74HC/HCT4516 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (over temperature range):
 Standard outputs - 10 LSTTL loads
 Bus driver outputs - 15 LSTTL loads
- Wide operating temperature range:
 CD74HC/HCT: -40 to +85°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- CD54HC/CD74HC types:
 2 to 6 V operation
 High noise immunity:
 $N_{IL}=30\%$, $N_{IH}=30\%$ of V_{CC} , @ $V_{CC}=5\text{ V}$
- CD54HCT/CD74HCT types:
 4.5 to 5.5 V operation
 Direct LSTTL input logic compatibility
 $V_{IL}=0.8\text{ V max.}$, $V_{IH}=2\text{ V min.}$
 CMOS input compatibility
 $I_L \leq 1\ \mu\text{A}$ @ V_{OL} , V_{OH}



TERMINAL ASSIGNMENT

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

CD54/74HC4510, CD54/74HCT4510 CD54/74HC4516, CD54/74HCT4516




Fig. 1 - Logic diagram for HC/HCT4510.

TRUTH TABLE

CL	\overline{CI}	U/D	PE	MR	ACTION
X	H	X	L	L	NO COUNT
\nearrow	L	H	L	L	COUNT UP
\searrow	L	L	L	L	COUNT DOWN
X	X	X	H	L	PRESET
X	X	X	X	H	RESET

X = Don't Care H = High Voltage Level
L = Low Voltage Level

CD54/74HC4510, CD54/74HCT4510 CD54/74HC4516, CD54/74HCT4516




Fig. 2 - Logic diagram for HC/HCT4516.




Fig. 3 - Logic diagram of flip-flops for HC/HCT4510/4516.

CD54/74HC4510, CD54/74HCT4510 CD54/74HC4516, CD54/74HCT4516

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):

(Voltages referenced to ground) -0.5 to +7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V) ± 25 mA

DC V_{CC} OR GROUND CURRENT (I_{CC}) ± 50 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW

For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW

For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F,H) 500 mW

For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F,H) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW

For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M) 400 mW

For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

PACKAGE TYPE F,H -55 to $+125^\circ\text{C}$

PACKAGE TYPE E,M -40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE (T_{STG}) -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$

Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)

with solder contacting lead tips only $+300^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage, V_i , V_o	0	V_{CC}	V
Operating Temperature, T_A :			
CD74 Types	-40	+85	$^\circ\text{C}$
CD54 Types	-55	+125	$^\circ\text{C}$
Input Rise and Fall Times, t_r , t_f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC4510, CD54/74HCT4510 CD54/74HC4516, CD54/74HCT4516

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC4510/4516/CD54HC4510/4516										CD74HCT4510/4516/CD54HCT4510/4516								UNITS		
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES		54HC TYPES		TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES		54HCT TYPES			
	V_i V	I_o mA	V_{cc} V	+25°C			-40/ +85°C		-55/ +125°C		V_i V	V_{cc} V	+25°C			-40/ +85°C		-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min		Max	
High-Level Input Voltage	V_{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	2	—	—	2	—	2	—	V
				4.5	3.15	—	—	3.15	—	3.15	—	—	to	—	—	—	—	—	—	—	
				6	4.2	—	—	4.2	—	4.2	—	—	5.5	—	—	—	—	—	—	—	
Low-Level Input Voltage	V_{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	—	—	0.8	—	0.8	—	0.8	V
				4.5	—	—	1.35	—	1.35	—	1.35	—	to	—	—	—	—	—	—	—	
				6	—	—	1.8	—	1.8	—	1.8	—	5.5	—	—	—	—	—	—	—	
High-Level Output Voltage	V_{OH}	V_{IL} or V_{IH}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V_{IL} or V_{IH}	4.5	4.4	—	—	4.4	—	4.4	—	V
CMOS Loads				4.5	4.4	—	—	4.4	—	4.4	—										
				6	5.9	—	—	5.9	—	5.9	—										
TTL Loads		V_{IL} or V_{IH}		-4	4.5	3.98	—	—	3.84	—	3.7	V_{IL} or V_{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V
				5.2	6	5.48	—	—	5.34	—	5.2										
Low-Level Output Voltage	V_{OL}	V_{IL} or V_{IH}	0.02	2	—	—	0.1	—	0.1	—	0.1	V_{IL} or V_{IH}	4.5	—	—	0.1	—	0.1	—	0.1	V
CMOS Loads				4.5	—	—	0.1	—	0.1	—	0.1										
				6	—	—	0.1	—	0.1	—	0.1										
TTL Loads		V_{IL} or V_{IH}		4	4.5	—	—	0.26	—	0.33	—	V_{IL} or V_{IH}	4.5	—	—	0.26	—	0.33	—	0.4	V
				5.2	6	—	—	0.26	—	0.33	—										
Input Leakage Current	I_i	V_{cc} or Gnd		6	—	—	± 0.1	—	± 1	—	± 1	Any Voltage Between V_{cc} & Gnd	5.5	—	—	± 0.1	—	± 1	—	± 1	μA
Quiescent Device Current	I_{cc}	V_{cc} or Gnd	0	6	—	—	8	—	80	—	160	V_{cc} or Gnd	5.5	—	—	8	—	80	—	160	μA
Additional Quiescent Device Current per input pin: 1 unit load	ΔI_{cc}^*											$V_{cc} - 2.1$	4.5 to 5.5	—	100	360	—	450	—	490	μA

*For dual-supply systems theoretical worst case ($V_i = 2.4$ V, $V_{cc} = 5.5$ V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
P0-P3	0.75
MR	1.5
U/D, PE, \overline{CI}	1
CP	1.25

*Unit Load is ΔI_{cc} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC4510, CD54/74HCT4510 CD54/74HC4516, CD54/74HCT4516

SWITCHING CHARACTERISTICS ($V_{CC}=5\text{ V}$, $T_A=25^\circ\text{C}$, Input $t_r, t_f=6\text{ ns}$)

CHARACTERISTIC	C_L (pF)	TYPICAL VALUES				UNITS	
		4510		4516			
		HC	HCT	HC	HCT		
Propagation Delay:							
CP to Qn	t_{PLH}, t_{PHL}	15	18	21	18	21	ns
CP to \overline{CO}	t_{PLH}, t_{PHL}	15	22	24	22	24	
PE to Qn	t_{PLH}, t_{PHL}	15	21	22	21	22	
PE to \overline{CO}	t_{PLH}, t_{PHL}	15	25	28	25	28	
MR to Qn	t_{PHL}	15	18	18	18	18	
MR to \overline{CO}	t_{PLH}	15	20	20	20	20	
\overline{CI} to \overline{CO}	t_{PLH}, t_{PHL}	15	10	13	10	13	
Power Dissipation Capacitance	C_{PD}^*		59	65	68	72	pF

* C_{PD} is used to determine the dynamic power consumption, per package.

$$P_D = C_{PD} V_{CC}^2 f_i + \sum (C_L V_{CC}^2 f_o)$$

f_i = input frequency

f_o = output frequency

C_L = output load capacitance

V_{CC} = supply voltage.

PRE-REQUISITE FOR SWITCHING FUNCTION


CHARACTERISTIC	TEST CONDITIONS	V_{CC} (V)	LIMITS										UNITS		
			25°C				-40°C to +85°C				-55°C to +125°C				
			HC		HCT		74HC		74HCT		54HC			54HCT	
Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.				
Pulse Width: CP	t_w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns
		4.5	16	—	16	—	20	—	20	—	24	—	24	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
MR	t_w	2	100	—	—	—	125	—	—	—	150	—	—	—	
		4.5	20	—	20	—	25	—	25	—	30	—	30	—	
		6	17	—	—	—	21	—	—	—	26	—	—	—	
PE	t_w	2	80	—	—	—	100	—	—	—	120	—	—	—	
		4.5	16	—	16	—	20	—	20	—	24	—	24	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
Setup Time, Pn to PE, \overline{CI} to CP	t_{SU}	2	100	—	—	—	125	—	—	—	150	—	—	—	
		4.5	20	—	20	—	25	—	25	—	30	—	30	—	
		6	17	—	—	—	21	—	—	—	26	—	—	—	
Hold Time, Pn to PE	t_H	2	3	—	—	—	3	—	—	—	3	—	—	—	
		4.5	3	—	3	—	3	—	3	—	3	—	3	—	
		6	3	—	—	—	3	—	—	—	3	—	—	—	
\overline{CI} to CP	t_H	2	5	—	—	—	5	—	—	—	5	—	—	—	
		4.5	5	—	5	—	5	—	5	—	5	—	5	—	
		6	5	—	—	—	5	—	—	—	5	—	—	—	
U/D to CP	t_H	2	0	—	—	—	0	—	—	—	0	—	—	—	
		4.5	0	—	0	—	0	—	0	—	0	—	0	—	
		6	0	—	—	—	0	—	—	—	0	—	—	—	
Removal Time: MR to CP	t_{REM}	2	80	—	—	—	100	—	—	—	120	—	—	—	
		4.5	16	—	16	—	20	—	20	—	24	—	24	—	
		6	14	—	—	—	17	—	—	—	20	—	—	—	
Maximum Frequency CP	f_{MAX}	2	6	—	—	—	5	—	—	—	4	—	—	—	
		4.5	30	—	30	—	24	—	24	—	20	—	20	—	
		6	35	—	—	—	28	—	—	—	24	—	—	—	

CD54/74HC4510, CD54/74HCT4510 CD54/74HC4516, CD54/74HCT4516


SWITCHING CHARACTERISTICS ($C_L=50$ pF, Input $t_r, t_f=6$ ns)

CHARACTERISTIC	VCC (V)	LIMITS												UNITS	
		25° C				-40° C to +85° C				-55° C to +125° C					
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay: CP to Qn	t_{PLH}	2	—	220	—	—	—	275	—	—	—	330	—	—	ns
	t_{PHL}	4.5	—	44	—	50	—	55	—	63	—	66	—	75	
		6	—	37	—	—	—	47	—	—	—	56	—	—	
CP to \overline{CO}	t_{PLH}	2	—	260	—	—	—	325	—	—	—	390	—	—	
	t_{PHL}	4.5	—	52	—	58	—	65	—	73	—	78	—	87	
		6	—	44	—	—	—	55	—	—	—	66	—	—	
PE to Qn	t_{PLH}	2	—	250	—	—	—	315	—	—	—	375	—	—	
	t_{PHL}	4.5	—	50	—	53	—	63	—	66	—	75	—	80	
		6	—	43	—	—	—	54	—	—	—	64	—	—	
PE to \overline{CO}	t_{PLH}	2	—	300	—	—	—	375	—	—	—	450	—	—	
	t_{PHL}	4.5	—	60	—	68	—	75	—	85	—	90	—	102	
		6	—	51	—	—	—	64	—	—	—	76	—	—	
MR to Qn	t_{PHL}	2	—	210	—	—	—	265	—	—	—	315	—	—	
		4.5	—	42	—	42	—	53	—	53	—	63	—	63	
		6	—	36	—	—	—	45	—	—	—	54	—	—	
MR to \overline{CO}	t_{PLH}	2	—	235	—	—	—	295	—	—	—	355	—	—	
		4.5	—	47	—	47	—	59	—	59	—	71	—	71	
		6	—	40	—	—	—	50	—	—	—	60	—	—	
\overline{CI} to \overline{CO}	t_{PLH}	2	—	125	—	—	—	155	—	—	—	190	—	—	
	t_{PHL}	4.5	—	25	—	31	—	31	—	39	—	38	—	47	
		6	—	21	—	—	—	26	—	—	—	32	—	—	
Transition Time: Qn, \overline{CO}	t_{THL}	2	—	75	—	—	—	95	—	—	—	110	—	—	
	t_{TLH}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i		—	10	—	10	—	10	—	10	—	10	—	10	pF

CD54/74HC4510, CD54/74HCT4510 CD54/74HC4516, CD54/74HCT4516




(a) Clock to output delays and clock pulse width.




92CM-40080


(b) Clock to carry out delays.



(c) Preset Enable pulse width and Preset Enable to output delays.



(d) Master reset pulse width, master reset to output delay and master reset to clock removal time.




92CM-40081

(e) Setup and hold times data to Preset Enable (PE).

	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V


Fig. 4 - AC waveforms.

CD54/74HC4510, CD54/74HCT4510 CD54/74HC4516, CD54/74HCT4516



92CM-40108


Fig. 5 - Timing diagram for CD54/74HC/HCT4510.




92CM-40109

Fig. 6 - Timing diagram for CD54/74HC/HCT4516.

CD54/74HC4510, CD54/74HCT4510 CD54/74HC4516, CD54/74HCT4516



(a) Parallel clocking.



(b) Ripple clocking.

Fig. 7 - Cascading counter packages.




Fig. 8 - HC/HCT4510 State Diagrams.

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD54HC4516F3A	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



DIM \ PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03

- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - This package is hermetically sealed with a ceramic lid using glass frit.
 - Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
 - Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265