

CDCV857B, CDCV857BI 2.5-V PHASE-LOCK LOOP CLOCK DRIVER

SCAS689 – FEBRUARY 2003

- Phase-Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications
- Spread Spectrum Clock Compatible
- Operating Frequency: 60 MHz to 200 MHz
- Low Jitter (cycle-cycle): ± 50 ps
- Low Static Phase Offset: ± 50 ps
- Low Jitter (Period): ± 35 ps
- Distributes One Differential Clock Input to 10 Differential Outputs
- Enters Low-Power Mode When No CLK Input Signal Is Applied or PWRDWN Is Low
- Operates From Dual 2.5-V Supplies
- Available in a 48-Pin TSSOP Package or 56-Ball MicroStar Junior™ BGA Package
- Consumes $< 100\text{-}\mu\text{A}$ Quiescent Current
- External Feedback Pins (FBIN, $\overline{\text{FBIN}}$) Are Used to Synchronize the Outputs to the Input Clocks
- Meets/Exceeds the Latest DDR JEDEC Spec JESD82–1

description

The CDCV857B is a high-performance, low-skew, low-jitter zero delay buffer that distributes a differential clock input pair (CLK, $\overline{\text{CLK}}$) to 10 differential pairs of clock outputs (Y[0:9], $\overline{\text{Y}}[0:9]$) and one differential pair of feedback clock outputs (FBOU, $\overline{\text{FBOU}}$). The clock outputs are controlled by the clock inputs (CLK, $\overline{\text{CLK}}$), the feedback clocks (FBIN, $\overline{\text{FBIN}}$), and the analog power input (AV_{DD}). When $\overline{\text{PWRDWN}}$ is high, the outputs switch in phase and frequency with CLK. When $\overline{\text{PWRDWN}}$ is low, all outputs are disabled to a high-impedance state (3-state) and the PLL is shut down (low-power mode). The device also enters this low-power mode when the input frequency falls below a suggested detection frequency that is below 20 MHz (typical 10 MHz). An input frequency detection circuit detects the low frequency condition and, after applying a $>20\text{-MHz}$ input signal, this detection circuit turns the PLL on and enables the outputs.

When AV_{DD} is strapped low, the PLL is turned off and bypassed for test purposes. The CDCV857B is also able to track spread spectrum clocking for reduced EMI.

Since the CDCV857B is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power up. The CDCV857B is characterized for both commercial and industrial temperature ranges.

AVAILABLE OPTIONS

T _A	TSSOP (DGG)	MicroStar Junior™ BGA (GQL)
0°C to 85°C	CDCV857BDGG	CDCV857BGQL
–40°C to 85°C	CDCV857BIGG	—

FUNCTION TABLE (Select Functions)

INPUTS				OUTPUTS				PLL
AV _{DD}	$\overline{\text{PWRDWN}}$	CLK	$\overline{\text{CLK}}$	Y[0:9]	$\overline{\text{Y}}[0:9]$	FBOU	$\overline{\text{FBOU}}$	
GND	H	L	H	L	H	L	H	Bypassed/Off
GND	H	H	L	H	L	H	L	Bypassed/Off
X	L	L	H	Z	Z	Z	Z	Off
X	L	H	L	Z	Z	Z	Z	Off
2.5 V (nom)	H	L	H	L	H	L	H	On
2.5 V (nom)	H	H	L	H	L	H	L	On
2.5 V (nom)	X	<20 MHz	<20 MHz	Z	Z	Z	Z	Off



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

MicroStar Junior is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2003, Texas Instruments Incorporated

CDCV857B, CDCV857BI 2.5-V PHASE-LOCK LOOP CLOCK DRIVER


SCAS689 – FEBRUARY 2003



CDCV857B, CDCV857BI 2.5-V PHASE-LOCK LOOP CLOCK DRIVER

SCAS689 – FEBRUARY 2003

functional block diagram



CDCV857B, CDCV857BI

2.5-V PHASE-LOCK LOOP CLOCK DRIVER

SCAS689 – FEBRUARY 2003

Terminal Functions

TERMINAL				DESCRIPTION
NAME	DGG	GQL		
AGND	17	H1		Ground for 2.5-V analog supply
AVDD	16	G2		2.5-V Analog supply
CLK, $\overline{\text{CLK}}$	13, 14	F1, F2	I	Differential clock input
$\overline{\text{FBIN}}$, FBIN	35, 36	F5, F6	I	Feedback differential clock input
FBOU $\overline{\text{T}}$, $\overline{\text{FBOU}}$	32, 33	H6, G5	O	Feedback differential clock output
GND	1, 7, 8, 18, 24, 25, 31, 41, 42, 48	A3, A4, C1, C2, C5, C6, H2, H5, K3, K4		Ground
$\overline{\text{PWRDWN}}$	37	E6	I	Output enable for Y and $\overline{\text{Y}}$
VDDQ	4, 11, 12, 15, 21, 28, 34, 38, 45	B3, B4, E1, E2, E5, G1, G6, J3, J4		2.5-V Supply
Y[0:9]	3, 5, 10, 20, 22, 27, 29, 39, 44, 46	A1, B2, D1, J2, K1, A6, B5, D6, J5, K6	O	Buffered output copies of input clock, CLK
$\overline{\text{Y}}[0:9]$	2, 6, 9, 19, 23, 26, 30, 40, 43, 47	A2, B1, D2, J1, K2, A5, B6, D5, J6, K5	O	Buffered output copies of input clock, $\overline{\text{CLK}}$

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage range, V _{DDQ} , AV _{DD}	0.5 V to 3.6 V
Input voltage range, V _I (see Notes 1 and 2)	-0.5 V to V _{DDQ} + 0.5 V
Output voltage range, V _O (see Notes 1 and 2)	-0.5 V to V _{DDQ} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{DDQ})	±50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{DDQ})	±50 mA
Continuous output current, I _O (V _O = 0 to V _{DDQ})	±50 mA
Continuous current to GND or V _{DDQ}	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): GQL package	137.6°C/W
Storage temperature range T _{stg}	-65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
 2. This value is limited to 3.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

		MIN	TYP	MAX	UNIT
Supply voltage	V _{DDQ}	2.3		2.7	V
	AV _{DD}	V _{DDQ} – 0.12		2.7	V
Low-level input voltage, V _{IL}	CLK, $\overline{\text{CLK}}$, FBIN, $\overline{\text{FBIN}}$			V _{DDQ} /2 – 0.18	V
	PWRDWN	–0.3		0.7	
High-level input voltage, V _{IH}	CLK, $\overline{\text{CLK}}$, FBIN, $\overline{\text{FBIN}}$			V _{DDQ} /2 + 0.18	V
	PWRDWN	1.7		V _{DDQ} + 0.3	
DC input signal voltage (see Note 5)		–0.3		V _{DDQ} + 0.3	V
Differential input signal voltage, V _{ID} (see Note 6)	dc CLK, FBIN	0.36		V _{DDQ} + 0.6	V
	ac CLK, FBIN	0.7		V _{DDQ} + 0.6	
Input differential pair cross voltage, V _{IX} (see Note 7)		V _{DDQ} /2 – 0.2		V _{DDQ} /2 + 0.2	V
High-level output current, I _{OH}				–12	mA
Low-level output current, I _{OL}				12	mA
Input slew rate, SR		1		4	V/ns
Operating free-air temperature, T _A	Commercial	0		85	°C
	Industrial	–40		85	

- NOTES: 4. The unused inputs must be held high or low to prevent them from floating.
 5. The dc input signal voltage specifies the allowable dc execution of the differential input.
 6. The differential input signal voltage specifies the differential voltage |V_TR – V_CP| required for switching, where V_TR is the true input level and V_CP is the complementary input level.
 7. The differential cross-point voltage is expected to track variations of V_{CC} and is the voltage at which the differential signals must be crossing.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V _{IK}	Input voltage	All inputs V _{DDQ} = 2.3 V, I _I = –18 mA			–1.2	V
V _{OH}	High-level output voltage	V _{DDQ} = min to max, I _{OH} = –1 mA	V _{DDQ} – 0.1			V
		V _{DDQ} = 2.3 V, I _{OH} = –12 mA	1.7			
V _{OL}	Low-level output voltage	V _{DDQ} = min to max, I _{OL} = 1 mA			0.1	V
		V _{DDQ} = 2.3 V, I _{OL} = 12 mA			0.6	
V _{OD}	Output voltage swing‡	Differential outputs are terminated with 120 Ω /CL = 14 pF (See Figure 3)	1.1		V _{DDQ} – 0.4	V
V _{OX}	Output differential cross-voltage§		V _{DDQ} /2 – 0.15	V _{DDQ} /2	V _{DDQ} /2 + 0.15	
I _I	Input current	V _{DDQ} = 2.7 V, V _I = 0 V to 2.7 V			±10	μA
I _{OZ}	High-impedance state output current	V _{DDQ} = 2.7 V, V _O = V _{DDQ} or GND			±10	μA
I _{DDPD}	Power-down current on V _{DDQ} + AV _{DD}	CLK and $\overline{\text{CLK}}$ = 0 MHz; PWRDWN = Low; Σ of I _{DD} and A _I DD		20	100	μA
A _I DD	Supply current on AV _{DD}	f _O = 170 MHz		7	10	mA
		f _O = 200 MHz		9	12	
C _I	Input capacitance	V _{DDQ} = 2.5 V, V _I = V _{DDQ} or GND	2	2.5	3.5	pF

† All typical values are at a respective nominal V_{DDQ}.

‡ The differential output signal voltage specifies the differential voltage |V_TR – V_CP|, where V_TR is the true output level and V_CP is the complementary output level.

§ The differential cross-point voltage is expected to track variations of V_{DDQ} and is the voltage at which the differential signals must be crossing. The frequency range is 100 MHz to 200 MHz.

CDCV857B, CDCV857BI

2.5-V PHASE-LOCK LOOP CLOCK DRIVER

SCAS689 – FEBRUARY 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
I _{DD}	Dynamic current on V _{DDQ}	Without load	f _O = 170 MHz	100	110	mA
			f _O = 200 MHz	105	120	
		Differential outputs terminated with 120 Ω/CL = 0 pF	f _O = 170 MHz	200	240	
			f _O = 200 MHz	210	250	
		Differential outputs terminated with 120 Ω/CL = 14 pF	f _O = 170 MHz	260	300	
			f _O = 200 MHz	280	320	
ΔC	Part-to-part input capacitance variation	V _{DDQ} = 2.5 V, V _I = V _{DDQ} or GND			1	pF
C _{I(Δ)}	Input capacitance difference between CLK and CLKB, FBIN, and FBINB	V _{DDQ} = 2.5 V, V _I = V _{DDQ} or GND			0.25	pF
C _O	Output capacitance	V _{DDQ} = 2.5 V, V _O = V _{DDQ} or GND	2.5	3	3.5	pF

† All typical values are at a respective nominal V_{DDQ}.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
f _{CLK}	Operating clock frequency	60	200	MHz
	Application clock frequency			
Input clock duty cycle		40%	60%	
Stabilization time† (PLL mode)			10	μs
Stabilization time‡ (Bypass mode)			30	ns

† The time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK and V_{DD} must be applied. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.

‡ A recovery time is required when the device goes from power-down mode into bypass mode (AVDD at GND).

switching characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} §	Low to high level propagation delay time	Test mode/CLK to any output		3.5		ns
t _{PHL} §	High-to low level propagation delay time	Test mode/CLK to any output		3.5		ns
t _{jit(per)} ¶	Jitter (period), See Figure 7	66 MHz	-60		60	ps
		100/133/167/200 MHz	-35		35	ps
t _{jit(cc)} ¶	Jitter (cycle-to-cycle), See Figure 4	66 MHz	-75		75	ps
		100/133/167/200 MHz	-50		50	ps
t _{jit(hper)} ¶	Half-period jitter, See Figure 8	66 MHz	-100		100	ps
		100/133/167/200 MHz	-75		75	ps
t _{slr(o)}	Output clock slew rate, See Figure 9	Load: 120 Ω/14 pF	1		2	V/ns
t _(∅)	Static phase offset, See Figure 5	66 MHz	-100		100	ps
		100/133/167/200 MHz	-50		50	ps
t _{sk(o)}	Output skew, See Figure 6	Load: 120 Ω/14 pF		70	100	ps
t _r , t _f	Output rise and fall times (20% – 80%)	Load: 120 Ω/14 pF	600		900	ps

§ Refers to the transition of the noninverting output.

¶ This parameter is assured by design but can not be 100% production tested.



PARAMETER MEASUREMENT INFORMATION




Figure 1. IBIS Model Output Load




Figure 2. Output Load Test Circuit

CDCV857B, CDCV857BI 2.5-V PHASE-LOCK LOOP CLOCK DRIVER

SCAS689 – FEBRUARY 2003




Figure 3. Output Load Test Circuit for Crossing Point




Figure 4. Cycle-to-Cycle Jitter

PARAMETER MEASUREMENT INFORMATION




Figure 5. Phase Offset




Figure 6. Output Skew

CDCV857B, CDCV857BI 2.5-V PHASE-LOCK LOOP CLOCK DRIVER

SCAS689 – FEBRUARY 2003

PARAMETER MEASUREMENT INFORMATION




Figure 7. Period Jitter




Figure 8. Half-Period Jitter





Figure 9. Input and Output Slew Rates

MECHANICAL DATA

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153


CDCV857B, CDCV857BI 2.5-V PHASE-LOCK LOOP CLOCK DRIVER

SCAS689 – FEBRUARY 2003

MECHANICAL DATA

GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. MicroStar Junior™ BGA configuration
 D. Falls within JEDEC MO-225 variation BA.
 E. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.


MicroStar Junior is a trademark of Texas Instruments.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. MicroStar Junior™ BGA configuration
 - D. Falls within JEDEC MO-225 variation BA.
 - E. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.

MicroStar Junior is a trademark of Texas Instruments.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265