

## COP420P/COP444CP/COP444LP Piggyback EPROM Microcontrollers

### General Description

The COP420P, COP444CP, and COP444LP are piggyback versions of the COP<sup>SM</sup> microcontroller families. These devices are identical to their respective device except the program ROM has been removed. The device package incorporates the circuitry and socket on top of package to accommodate the piggyback EPROM—MM2716, NMC27C16 or other appropriate EPROMs. With the addition of an EPROM, the device performs exactly as its masked equivalent.

The device is a complete microcontroller system with CPU, RAM, I/O and EPROM socket in a 28-lead package. The completed package allows field test of the system in the final electrical and mechanical configuration. This important benefit facilitates development and debug of the COP400 program prior to masking of a production part.

These devices are also economical in low and medium volume applications or when the program may require changing.

| Device Selection | Device Emulated  | Piggyback Device |
|------------------|------------------|------------------|
| Low Power NMOS   | COP420L, COP444L | COP444LP         |
| High Speed NMOS  | COP420           | COP420P          |
| Low Power CMOS   | COP424C, COP444C | COP444CP         |

### Features

#### COP444LP


- 16  $\mu$ s instruction time
- Same Specification as COP404LSN-5

#### COP420P

- 4  $\mu$ s instruction time
- Same Specification as COP402N

#### COP444CP

- 4  $\mu$ s instruction time
- Fully static (can turn off clock)
- Power-saving IDLE state and Halt mode
- Same Specification as COP404CN



TL/DD/8705-10

**COP420P Absolute Maximum Ratings**

|                                       |                 |
|---------------------------------------|-----------------|
| Voltage at Any Pin                    | -0.3V to +7V    |
| Operating Temperature Range           |                 |
| COP420P                               | 0°C to 70°C     |
| Storage Temperature Range             | -65°C to +150°C |
| Lead Temperature (Soldering, 10 sec.) | 300°C           |
| Total Sink Current                    | 50 mA           |
| Total Source Current                  | 70 mA           |

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

**COP420P DC Electrical Characteristics**

0°C ≤ T<sub>A</sub> ≤ 70°C, 4.5V ≤ V<sub>CC</sub> ≤ 5.5V unless otherwise noted

| Parameter                           | Conditions                                       | Min                 | Max  | Units |
|-------------------------------------|--|---------------------|------|-------|
| Operation Voltage                   |  | 4.5                 | 5.5  | V     |
| Power Supply Ripple                 | Peak to Peak (Note 3)                            |                     | 0.4  | V     |
| Supply Current                      | All Outputs Open                                 |                     | 81   | mA    |
| Input Voltage Levels                |  |                     |      |       |
| CKI Input Levels                    |  |                     |      |       |
| Crystal Input                       |  |                     |      |       |
| Logic High                          | V <sub>CC</sub> = 5.5V                           | 3.0                 |      | V     |
| Logic High                          | V <sub>CC</sub> = 4.5V                           | 2.0                 |      | V     |
| Logic Low                           |  | -0.3                | 0.4  | V     |
| Schmitt Trigger Input               |  |                     |      |       |
| RESET                               |  |                     |      |       |
| Logic High                          |  | 0.7 V <sub>CC</sub> |      | V     |
| Logic Low                           |  | -0.3                | 0.8  | V     |
| All Other Inputs                    |  |                     |      |       |
| Logic High                          | V <sub>CC</sub> = Max                            | 3.0                 |      | V     |
| Logic High                          | V <sub>CC</sub> = 5V ± 10%                       | 2.0                 |      | V     |
| Logic Low                           |  | -0.3                | 0.8  | V     |
| Input Load Source Current           | V <sub>CC</sub> = 5V, V <sub>IN</sub> = 0V       | -100                | -800 | μA    |
| Input Capacitance                   |  |                     | 7    | pF    |
| Hi-Z Input Leakage                  |  | -1                  | +1   | μA    |
| Output Voltage Levels               |  |                     |      |       |
| D, G, L, SK, SO Outputs             |  |                     |      |       |
| TTL Operation                       | V <sub>CC</sub> = 5V ± 10%                       |                     |      |       |
| Logic High                          | I <sub>OH</sub> = -100 μA                        | 2.0                 |      | V     |
| Logic Low                           | I <sub>OL</sub> = 1.6 mA                         | -0.3                | 0.4  | V     |
| IP0-IP7, P8, P9, SKIP, CKO, AD/DATA |  |                     |      |       |
| Logic High                          | I <sub>OH</sub> = -75 μA                         | 2.4                 |      | V     |
| Logic Low                           | I <sub>OL</sub> = 400 μA                         | -0.3                | 0.4  | V     |
| CMOS Operation (Note 2)             |  |                     |      |       |
| Logic High                          | I <sub>OH</sub> = -10 μA                         | V <sub>CC</sub> - 1 |      | V     |
| Logic Low                           | I <sub>OL</sub> = 10 μA                          | -0.3                | 0.2  | V     |
| Output Current Levels               |  |                     |      |       |
| LED Direct Drive (Note 3)           |  |                     |      |       |
| Logic High                          | V <sub>CC</sub> = 5.0V<br>V <sub>OH</sub> = 2.0V | 1.0                 | 14   | mA    |
| Allowable Sink Current              |  |                     |      |       |
| Per Pin (L, D, G)                   |  |                     | 10   | mA    |
| Per Pin (All Others)                |  |                     | 2    | mA    |
| Per Port (L)                        |  |                     | 16   | mA    |
| Per Port (D, G)                     |  |                     | 10   | mA    |
| Allowable Source Current            |  |                     |      |       |
| Per Pin (L)                         |  |                     | -15  | mA    |
| Per Pin (All Others)                |  |                     | -1.5 | mA    |

**COP420P AC Electrical Characteristics**0°C ≤ T<sub>A</sub> ≤ 70°C, 4.5V ≤ V<sub>CC</sub> ≤ 5.5V unless otherwise noted

| Parameter                | Conditions   | Min | Max  | Units |
|--------------------------|--|-----|------|-------|
| Instruction Cycle Time   |  | 4   | 10   | μs    |
| Operating CKI Frequency  | ÷ 16 Mode  | 1.6 | 4.0  | MHz   |
| CKI Duty Cycle (Note 1)  |  | 40  | 60   | %     |
| Rise Time                | Frequency = 4 MHz  |     | 60   | ns    |
| Fall Time                | Frequency = 4 MHz  |     | 40   | ns    |
| Inputs                   |  |     |      |       |
| SI                       |  |     |      |       |
| t <sub>SETUP</sub>       |  | 0.3 |      | μs    |
| t <sub>HOLD</sub>        |  | 250 |      | ns    |
| All Other Inputs         |  |     |      |       |
| t <sub>SETUP</sub>       |  | 1.7 |      | μs    |
| t <sub>HOLD</sub>        |  | 300 |      | ns    |
| Output Propagation Delay | R <sub>L</sub> = 5k, C <sub>L</sub> = 50 pF, V <sub>OUT</sub> = 1.5V |     |      |       |
| SO and SK                |  |     |      |       |
| t <sub>pd1</sub>         |  |     | 1.0  | μs    |
| t <sub>pd0</sub>         |  |     | 1.0  | μs    |
| CKO                      |  |     |      |       |
| t <sub>pd1</sub>         |  |     | 0.25 | μs    |
| t <sub>pd0</sub>         |  |     | 0.25 | μs    |
| AD/DATA, SKIP            |  |     |      |       |
| t <sub>pd1</sub>         |  |     | 0.6  | μs    |
| t <sub>pd0</sub>         |  |     | 0.6  | μs    |
| All Other Outputs        |  |     |      |       |
| t <sub>pd1</sub>         |  |     | 1.4  | μs    |
| t <sub>pd0</sub>         |  |     | 1.4  | μs    |

**Note 1:** Duty cycle = t<sub>w1</sub> / (t<sub>w1</sub> + t<sub>w0</sub>).**Note 2:** Voltage change must be less than 0.5V in a 1 ms period.**Note 3:** Exercise great care not to exceed maximum device power dissipation limits when direct driving LEDs (or sourcing similar loads) at high temperature.

**COP444CP Absolute Maximum Ratings**

|                                       |                          |
|---------------------------------------|--------------------------|
| Voltage at Any Pin                    | -0.3V to $V_{CC} + 0.3V$ |
| Total Allowable Source Current        | 25 mA                    |
| Total Allowable Sink Current          | 25 mA                    |
| Operating Temperature Range           | 0°C to 70°C              |
| Storage Temperature Range             | -65°C to +150°C          |
| Lead Temperature (Soldering, 10 sec.) | 300°C                    |

Note: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

**COP444CP DC Electrical Characteristics**

0°C <  $T_A$  < 70°C, 4.5V ≤  $V_{CC}$  ≤ 5.5V unless otherwise specified

| Parameter                                      | Conditions                                  | Min            | Max          | Units   |
|--|---|----------------|--------------|---------|
| Operating Voltage                              |   | 4.5            | 5.5          | V       |
| Power Supply Ripple (Note 3)                   | Peak to Peak                                |                | 0.1 $V_{CC}$ | V       |
| Supply Current (Note 1)                        | $V_{CC} = 5V$ , $t_C = 4 \mu s$             |                | 15           | mA      |
| Input Voltage Levels                           |   |                |              |         |
| RESET, D0                                      |   |                |              |         |
| Logic High                                     |   | 0.9 $V_{CC}$   |              | V       |
| Logic Low                                      |   |                | 0.1 $V_{CC}$ | V       |
| All Other Inputs                               |   |                |              |         |
| Logic High                                     |   | 0.7 $V_{CC}$   |              | V       |
| Logic Low                                      |   |                | 0.2 $V_{CC}$ | V       |
| Input Pull-Up Current                          | $V_{CC} = 4.5V$ , $V_{IN} = 0$              | 30             | 330          | $\mu A$ |
| Hi-Z Input Leakage                             |   | -1             | +1           | $\mu A$ |
| Input Capacitance                              |   |                | 7            | pF      |
| Output Voltage Levels                          |   |                |              |         |
| LSTTL Operation                                | Standard Outputs<br>$V_{CC} = 5.0V \pm 5\%$ |                |              |         |
| Logic High                                     | $I_{OH} = -100 \mu A$                       | 2.7            |              | V       |
| Logic Low                                      | $I_{OL} = 400 \mu A$                        |                | 0.4          | V       |
| CMOS Operation                                 |   |                |              |         |
| Logic High                                     | $I_{OH} = -10 \mu A$                        | $V_{CC} - 0.2$ |              | V       |
| Logic Low                                      | $I_{OL} = 10 \mu A$                         |                | 0.2          | V       |
| Output Current Levels                          |   |                |              |         |
| Sink (Note 6)                                  | $V_{CC} = 4.5V$ , $V_{OUT} = V_{CC}$        | 1.2            |              | mA      |
| Source (Standard Option)                       | $V_{CC} = 4.5V$ , $V_{OUT} = 0V$            | 0.5            |              | mA      |
| Source (Low Current Option)                    | $V_{CC} = 4.5V$ , $V_{OUT} = 0V$            | 30             | 330          | $\mu A$ |
| Allowable Sink/Source Current Per Pin (Note 4) |   |                | 5            | mA      |
| Allowable Loading on CKOH                      |   |                | 100          | pF      |
| Current Needed to Over-Ride HALT (Note 3)      |   |                |              |         |
| To Continue                                    | $V_{CC} = 4.5V$ , $V_{IN} = 2 V_{CC}$       |                | 0.7          | mA      |
| To Halt  | $V_{CC} = 4.5V$ , $V_{IN} = 7 V_{CC}$       |                | 1.6          | mA      |
| TRI-STATE Leakage Current                      |   | -2.5           | +2.5         | $\mu A$ |

**COP444CP AC Electrical Characteristics**0°C < T<sub>A</sub> < 70°C, 4.5V ≤ V<sub>CC</sub> ≤ 5.5V unless otherwise specified

| Parameter                                | Conditions  | Min                     | Max  | Units |
|--|---|-------------------------|------|-------|
| Instruction Cycle Time (t <sub>C</sub> ) | V <sub>CC</sub> ≥ 4.5V  | 4                       | DC   | μs    |
| Operating CKI Frequency                  | V <sub>CC</sub> ≥ 4.5V  | DC                      | 1.0  | MHz   |
| Inputs                                   |   |                         |      |       |
| t <sub>SETUP</sub>                       | G Inputs )  | t <sub>C</sub> /4 + 0.7 |      | μs    |
|  | SI Input ) V <sub>CC</sub> ≥ 4.5V                                     | 0.3                     |      | μs    |
|  | IP Input )  | 1.0                     |      | μs    |
|  | All Others )  | 1.7                     |      | μs    |
| t <sub>CLOCK</sub>                       | V <sub>CC</sub> ≥ 4.5V  | 0.25                    |      | μs    |
| Output Propagation Delay                 | V <sub>OUT</sub> = 1.5V, C <sub>L</sub> = 100 pF, R <sub>L</sub> = 5k |                         |      |       |
| IP7–IP0, A10–A8, SKIP                    |   |                         |      |       |
| t <sub>(pd1)</sub> , T <sub>(pd0)</sub>  | V <sub>CC</sub> ≥ 4.5V  |                         | 1.94 | μs    |
| AD/DATA                                  |   |                         |      |       |
| t <sub>(pd1)</sub> , t <sub>(pd0)</sub>  | V <sub>CC</sub> ≥ 4.5V  |                         | 375  | μs    |
| All Other Outputs                        |   |                         |      |       |
| t <sub>(pd1)</sub> , t <sub>(pd0)</sub>  | V <sub>CC</sub> > 4.5V  |                         | 1.0  | μs    |

Note 1: Supply current is measured after running for 2000 cycle times with a square-wave clock on CKI and all other pins pulled up to V<sub>CC</sub> with 20k resistors.

Note 2: When forcing HALT, current is only needed for a short time (approx. 200 ns) to flip the HALT flip-flop.

Note 3: Voltage change must be less than 0.5V in a 1 ms period.

Note 4: SO output sink current must be limited to keep V<sub>OL</sub> less than 0.2 V<sub>CC</sub> (i.e., 0.1 mA at 2.4V V<sub>CC</sub> and 0.6 mA at 4.5V V<sub>CC</sub>).

**COP444LP Absolute Maximum Ratings**

|                                       |                               |   |        |
|---------------------------------------|-------------------------------|---|--------|
| Voltage at Any Pin Relative to GND    | -0.5V to +10V                 | Total Source Current  | 120 mA |
| Ambient Operating Temperature         | 0°C to +70°C                  | Total Sink Current  | 140 mA |
| Ambient Storage Temperature           | -65°C to +150°C               | Note: <i>Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.</i> |        |
| Lead Temperature (Soldering, 10 sec.) | 300°C                         |   |        |
| Power Dissipation                     | 0.75W at 25°C<br>0.4W at 70°C |   |        |

**COP444LP DC Electrical Characteristics**0°C ≤ T<sub>A</sub> ≤ +70°C, 4.5V ≤ V<sub>CC</sub> ≤ 5.5V unless otherwise noted

| Parameter                                    | Conditions                                      | Min                 | Max  | Units |
|--|---|---------------------|------|-------|
| Operating Voltage (V <sub>CC</sub> )         | (Note 1)  | 4.5                 | 5.5  | V     |
| Power Supply Ripple                          | Peak to Peak                                    |                     | 0.5  | V     |
| Operating Supply Current                     |   |                     | 66   | mA    |
| Input Voltage Levels                         |   |                     |      |       |
| CKI Input Levels                             |   |                     |      |       |
| Crystal Input                                |   |                     |      |       |
| Logic High (V <sub>IH</sub> )                | V <sub>CC</sub> = 5.5V                          | 3.0                 |      | V     |
| Logic High (V <sub>IH</sub> )                | V <sub>CC</sub> = 4.5V                          | 2.0                 |      | V     |
| Logic Low (V <sub>IL</sub> )                 |   | -0.3                | 0.4  | V     |
| RESET Input Levels                           | Schmitt Trigger Input                           |                     |      |       |
| Logic High                                   |   | 0.7 V <sub>CC</sub> |      | V     |
| Logic Low                                    |   | -0.3                | 0.6  | V     |
| IP0-IP7, SI Input Levels                     |   |                     |      |       |
| Logic High                                   | *V <sub>CC</sub> = 5.5V                         | 2.4                 |      | V     |
| Logic High                                   | V <sub>CC</sub> = 5V ±5%                        | 2.0                 |      | V     |
| Logic Low                                    |   | -0.3                | 0.8  | V     |
| All Other Inputs                             |   |                     |      |       |
| Logic High                                   | High Trip Level Options                         | 3.6                 |      | V     |
| Logic Low                                    |   | -0.3                | 1.2  | V     |
| Input Capacitance                            |   |                     | 7    | pF    |
| Output Voltage Levels                        |   |                     |      |       |
| LSTTL Operation                              | V <sub>CC</sub> = 5V ±5%                        |                     |      |       |
| Logic High (V <sub>OH</sub> )                | I <sub>OH</sub> = 25 μA                         | 2.7                 |      | V     |
| Logic Low (V <sub>OL</sub> )                 | I <sub>OL</sub> = 0.36 mA                       |                     | 0.4  | V     |
| Output Current Levels                        |   |                     |      |       |
| Output Sink Current                          |   |                     |      |       |
| SO and SK Outputs (I <sub>OL</sub> )         | *V <sub>CC</sub> = 4.5V, V <sub>OL</sub> = 0.4V | 0.9                 |      | mA    |
| L0-L7 Outputs                                | *V <sub>CC</sub> = 4.5V, V <sub>OL</sub> = 0.4V | 0.4                 |      | mA    |
| G0-G3 and D0-D3 Outputs                      | *V <sub>CC</sub> = 4.5V, V <sub>OL</sub> = 1.0V | 7.5                 |      | mA    |
| CKO  | *V <sub>CC</sub> = 4.5V, V <sub>OL</sub> = 0.4V | 0.2                 |      | mA    |
| Output Source Current                        |   |                     |      |       |
| D0-D3, G0-G3 Outputs (I <sub>OH</sub> )      | *V <sub>CC</sub> = 4.5V, V <sub>OH</sub> = 2.0V | -30                 | -250 | μA    |
| SO and SK Outputs (I <sub>OH</sub> )         | *V <sub>CC</sub> = 4.5V, V <sub>OH</sub> = 1.0V | 1.2                 |      | mA    |
| L0-L7 Outputs                                | *V <sub>CC</sub> = 4.5V, V <sub>OH</sub> = 2.0V | -1.4                | -20  | mA    |
| Input Load Source Current (I <sub>IL</sub> ) | V <sub>CC</sub> = 5.0V, V <sub>IL</sub> = 0V    | -10                 | -140 | μA    |
| Total Sink Current Allowed                   |   |                     |      |       |
| All Outputs Combined                         |   |                     | 140  | mA    |
| D, G Ports                                   |   |                     | 120  | mA    |
| L7-L4  |   |                     | 4    | mA    |
| L3-L0  |   |                     | 4    | mA    |
| All Other Pins                               |   |                     | 1.8  | mA    |
| Total Source Current Allowed                 |   |                     |      |       |
| All I/O Combined                             |   |                     | 120  | mA    |
| L7-L4  |   |                     | 60   | mA    |
| L3-L0  |   |                     | 60   | mA    |
| Each L Pin                                   |   |                     | 30   | mA    |
| All Other Pins                               |   |                     | 1.4  | mA    |

**COP444LP AC Electrical Characteristics**0°C ≤ T<sub>A</sub> ≤ +70°C, 4.5V ≤ V<sub>CC</sub> ≤ 5.5V unless otherwise noted

| Parameter                           | Conditions                                      | Min | Max  | Units |
|-------------------------------------|---|-----|------|-------|
| Instruction Cycle Time              |   | 16  | 40   | μs    |
| CKI                                 |   |     |      |       |
| Input Frequency f <sub>i</sub>      | ÷ 32 mode                                       | 0.8 | 2.0  | MHz   |
| Duty Cycle                          |   | 30  | 60   | %     |
| Rise Time                           | f <sub>i</sub> = 2.0 MHz                        |     | 120  | ns    |
| Fall Time                           |   |     | 80   | ns    |
| Inputs                              |   |     |      |       |
| SI, IP7-IP0                         |   |     | 2.0  | μs    |
| t <sub>SETUP</sub>                  |   |     | 1.0  | μs    |
| t <sub>HOLD</sub>                   |   |     |      |       |
| IN3-IN0, G3-G0, L7-L0               |   |     | 8.0  | μs    |
| t <sub>SETUP</sub>                  |   |     | 1.3  | μs    |
| t <sub>HOLD</sub>                   |   |     |      |       |
| Output Propagation Delay            | C <sub>L</sub> = 50 pF, V <sub>OUT</sub> = 1.5V |     |      |       |
| SO, SK Outputs                      | R <sub>L</sub> = 20 kΩ                          |     | 4.0  | μs    |
| t <sub>pd1</sub> , t <sub>pd0</sub> |   |     |      |       |
| D3-D0, G3-G0, L7-L0                 | R <sub>L</sub> = 20 kΩ                          |     | 5.6  | μs    |
| t <sub>pd1</sub> , t <sub>pd0</sub> |   |     |      |       |
| A0-A7                               |   |     | 7.5  | μs    |
| t <sub>pd1</sub> , t <sub>pd0</sub> |   |     | 11.5 | μs    |
| A <sub>8</sub> , A <sub>9</sub>     |   |     |      |       |
| t <sub>pd1</sub> , t <sub>pd0</sub> |   |     | 6.0  | μs    |
| A <sub>10</sub>                     |   |     |      |       |
| t <sub>pd1</sub> , t <sub>pd0</sub> |   |     |      |       |

Note 1: V<sub>CC</sub> voltage change must be less than 0.5V in a 1 ms period to maintain proper operation.




FIGURE 1. COP420P Block Diagram

TL/DD/8705-1






FIGURE 2. COP444C Block Diagram

TL/DD/8705-2






FIGURE 3. COP444LP Block Diagram

TL/DD/8705-3

# Connection Diagrams





TL/DD/8705-4

TL/DD/8705-5

FIGURE 4. COP420P Connection Diagrams

| Pin     | Description  |
|---------|--|
| L7-L0   | 8 Bidirectional I/O Ports with TRI-STATE           |
| G3-G0   | 4 Bidirectional I/O Ports                          |
| D3-D0   | 4 General Purpose Outputs                          |
| IN3-IN0 | 4 General Purpose Inputs                           |
| SI      | Serial Input (or Counter Input)                    |
| SO      | Serial Output (or General Purpose Output)          |
| SK      | Logic-Controlled Clock (or General Purpose Output) |

| Pin             | Description                                 |
|-----------------|---|
| AD/DATA         | Address Out/Data In Flag                    |
| CKI             | System Oscillator Input                     |
| CKO             | Clock Generator Output to Crystal/Resonator |
| RESET           | System Reset Input                          |
| V <sub>CC</sub> | Power Supply                                |
| GND             | Ground                                      |
| O7-O0           | PROM Data Lines                             |
| A9-A0           | PROM Address Outputs                        |



TL/DD/8705-6


TL/DD/8705-7

FIGURE 5. COP444CP Connection Diagrams

| Pin     | Description  |
|---------|--|
| L7-L0   | 8 Bidirectional I/O Ports with TRI-STATE           |
| G3-G0   | 4 Bidirectional Very High Current Standard Output  |
| D3-D0   | 4 General Very High Current Standard Output        |
| IN3-IN0 | 4 General Purpose Inputs                           |
| SI      | Serial Input (or Counter Input)                    |
| SO      | Serial Output (or General Purpose Output)          |
| SK      | Logic-Controlled Clock (or General Purpose Output) |

| Pin             | Description                                 |
|-----------------|---|
| AD/DATA         | Address Out/Data In Flag                    |
| CKI             | System Oscillator Input                     |
| CKO             | Clock Generator Output to Crystal/Resonator |
| RESET           | System Reset Input                          |
| V <sub>CC</sub> | Power Supply                                |
| GND             | Ground                                      |
| O7-O0           | PROM Data Lines                             |
| A10-A0          | PROM Address Outputs                        |

## Connection Diagrams (Continued)



TL/DD/8705-9

TL/DD/8705-8

**FIGURE 6. COP444LP Connection Diagrams**

| Pin     | Description  | Pin             | Description                                 |
|---------|--|-----------------|---|
| L7-L0   | 8 LED Direct Drive                                 | AD/DATA         | Address Out/Data In Flag                    |
| G3-G0   | 4 Bidirectional Low Current I/O Ports              | CKI             | System Oscillator Input                     |
| D3-D0   | 4 General Purpose Outputs                          | CKO             | Clock Generator Output to Crystal/Resonator |
| IN3-IN0 | 4 General Purpose Inputs                           | RESET           | System Reset Input                          |
| SI      | Serial Input (or Counter Input)                    | V <sub>CC</sub> | Power Supply                                |
| SO      | Serial Output (or General Purpose Output)          | GND             | Ground                                      |
| SK      | Logic-Controlled Clock (or General Purpose Output) | O7-O0           | PROM Data Lines                             |
|         |  | A10-A0          | PROM Address Outputs                        |

**COP420 (COP444LP) Mask Options**

The following COP420 (COP444L) options have been implemented in the COP420P (COP444LP):

| Option Value             | Comment  |
|--------------------------|--|
| Option 1 = 0             | GND pin—no option available  |
| Option 2 = 0             | CKO is clock generator output to crystal   |
| Option 3 = 0             | CKI is crystal input $\div 18$ ( $\div 32$ COP444LP)   |
| Option 4 = 0             | RESET pin has load device to $V_{CC}$  |
| Option 5–8 = 2           | L outputs have LED direct-drive  |
| Option 9 = 0             | IN1 has load device to $V_{CC}$  |
| Option 10 = 0            | IN2 has load device to $V_{CC}$  |
| Option 11 = 0 (COP420P)  | $V_{CC}$ pin—no option available   |
| (Option 11 = 1 COP444LP) | $V_{CC}$ pin—4.5V–5.5V operation   |
| Option 12–15 = 2         | L outputs have LED direct-drive  |
| Option 16 = 0            | SI has load device to $V_{CC}$   |
| Option 17 = 2            | SO has push-pull output  |
| Option 18 = 2            | SK has push-pull output  |
| Option 19 = 0            | IN0 has load device to $V_{CC}$  |
| Option 20 = 0            | IN3 has load device to $V_{CC}$  |
| Option 21–24 = 0         | G outputs are standard (COP420P). G outputs have very high current standard output (COP444LP)  |
| Option 25–28 = 0         | D outputs are standard (COP420P). D outputs have very high current standard output. (COP444LP) |
| Option 29 = 0 (COP420P)  | Normal operation   |
| (Option 29 = 1 COP444LP) | L has higher voltage input levels  |
| Option 30 = 0 (COP420P)  | 28-pin package   |
| (Option 30 = 1 COP444LP) | IN has higher voltage input levels   |
| Option 31 = 0 (COP420P)  | IN has standard input levels   |
| (Option 31 = 1 COP444LP) | G has higher voltage input levels  |
| Option 32 = 0            | G has standard input levels (COP420P). SI has standard input levels (COP444LP)                 |
| Option 33 = 0            | L has standard input levels (COP420P). RESET has Schmitt trigger input (COP444LP)              |
| Option 34 = 0            | No option  |
| Option 35 = 0            | SI has standard input levels (COP420P). 28-pin package (COP444LP)                              |

**COP444CP Mask Options**

The following COP444C options have been implemented in the COP444CP:

| Option Value     | Comment                              |
|------------------|--------------------------------------|
| Option 1 = 0     | GND pin—no option available          |
| Option 2 = 1     | CKO is HALT I/O                      |
| Option 3 = 5     | CKI is external clock input $\div 4$ |
| Option 4 = 1     | RESET is Hi-Z input                  |
| Option 5–8 = 0   | L outputs are standard TRI-STATE     |
| Option 9 = 1     | IN1 is a Hi-Z input                  |
| Option 10 = 1    | IN2 is a Hi-Z input                  |
| Option 11 = 0    | $V_{CC}$ pin (4.5V–5.5V)             |
| Option 12–15 = 0 | L outputs are standard TRI-STATE     |
| Option 16 = 0    | SI is a Hi-Z input                   |
| Option 17 = 0    | SO is a standard output              |
| Option 18 = 0    | SK is a standard output              |
| Option 19 = 1    | IN0 is a Hi-Z input                  |
| Option 20 = 1    | IN3 is a Hi-Z input                  |
| Option 21–24 = 1 | G outputs are low current            |
| Option 25–28 = 0 | D outputs are standard               |
| Option 29 = 1    | No internal initialization logic     |
| Option 30 = 0    | Normal operation                     |
| Option 31 = 0    | Time-base counter                    |
| Option 32 = 0    | Normal                               |
| Option 33 = 0    | 28-pin package                       |