

CS8182

Micropower 200 mA Low Dropout Tracking Regulator/Line Driver

The CS8182 is a monolithic integrated low dropout tracking regulator designed to provide adjustable buffered output voltage that closely tracks (± 10 mV) the reference input. The output delivers up to 200 mA while being able to be configured higher, lower or equal to the reference voltages.

The output has been designed to operate over a wide range (2.8 V to 45 V) while still maintaining excellent DC characteristics. The CS8182 is protected from reverse battery, short circuit and thermal runaway conditions. The device also can withstand 45 V load dump transients and -50 V reverse polarity input voltage transients. This makes it suitable for use in automotive environments.

The $V_{REF}/ENABLE$ lead serves two purposes. It is used to provide the input voltage as a reference for the output and it also can be pulled low to place the device in sleep mode where it nominally draws less than $30 \mu\text{A}$ from the supply.

Features

- 200 mA Source Capability
- Output Tracks within ± 10 mV Worst Case
- Low Dropout (0.35 V typ. @ 200 mA)
- Low Quiescent Current
- Thermal Shutdown
- Short Circuit Protection
- Wide Operating Range
- Internally Fused Leads in SO-8 Package




Figure 1. Block Diagram




ON Semiconductor™

<http://onsemi.com>





SO-8
DF SUFFIX
CASE 751



D²PAK 5-PIN
DPS SUFFIX
CASE 936A

PIN CONNECTIONS AND MARKING DIAGRAMS



- | | |
|-------|-----------|
| Tab | GND |
| Pin 1 | V_{IN} |
| Pin 2 | V_{OUT} |
| Pin 3 | GND |
| Pin 4 | Adj |
| Pin 5 | V_{REF} |

- A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week

ORDERING INFORMATION*

| Device | Package | Shipping |
|--------------|--------------------------|------------------|
| CS8182YDF8 | SO-8 | 95 Units/Rail |
| CS8182YDFR8 | SO-8 | 2500 Tape & Reel |
| CS8182YDPS5 | D ² PAK 5-PIN | 50 Units/Rail |
| CS8182YDPSR5 | D ² PAK 5-PIN | 750 Tape & Reel |

* Consult your local sales representative for SO-8 with exposed pads package option.

CS8182

MAXIMUM RATINGS*

| Rating | Value | Unit |
|---|----------------|--------------|
| Storage Temperature | -65 to 150 | °C |
| Supply Voltage Range (continuous) | -15 to 45 | V |
| Supply Voltage Range (normal, continuous) | 3.4 to 45 | V |
| Peak Transient Voltage ($V_{IN} = 14$ V, Load Dump Transient = 31 V) | 45 | V |
| Voltage Range (Adj, V_{OUT} , $V_{REF/ENABLE}$) | -10 to 45 | V |
| Maximum Junction Temperature | 150 | °C |
| Package Thermal Resistance, SO-8: Junction-to-Case, $R_{\theta JC}$ Junction-to-Ambient, $R_{\theta JA}$ | 45 165 | °C/W °C/W |
| Package Thermal Resistance, D ² PAK, 5-Pin: Junction-to-Case, $R_{\theta JC}$ Junction-to-Ambient, $R_{\theta JA}$ | 4.0 10-50** | °C/W °C/W |
| ESD Capability (Human Body Model) | 2.0 | kV |
| Lead Temperature Soldering: Reflow: (SMD styles only) (Note 1) | 230 peak | °C |

1. 60 second maximum above 183°C.

*The maximum package power dissipation must be observed.

**Depending on thermal properties of substrate. $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

CS8182

ELECTRICAL CHARACTERISTICS ($V_{IN} = 14\text{ V}$; $V_{REF}/ENABLE > 2.75\text{ V}$; $-40^{\circ}\text{C} < T_J < +125^{\circ}\text{C}$; $C_{OUT} \geq 10\mu\text{F}$; $0.1\ \Omega < C_{OUT-ESR} < 1.0\ \Omega @ 10\text{ kHz}$, unless otherwise specified.)

| Parameter | Test Conditions | Min | Typ | Max | Unit |
|---|--|-------------|-----------------|-------------------|--------------------------------------|
| Regular Output | | | | | |
| $V_{REF} - V_{OUT}$ V_{OUT} Tracking Error | $4.5\text{ V} \leq V_{IN} \leq 26\text{ V}$, $100\ \mu\text{A} \leq I_{OUT} \leq 200\text{ mA}$, Note 2 $V_{IN} = 12\text{ V}$, $I_{OUT} = 30\text{ mA}$, $V_{REF} = 5.0\text{ V}$, Note 2 | -10 -5.0 | - - | 10 5 | mV mV |
| Dropout Voltage ($V_{IN} - V_{OUT}$) | $I_{OUT} = 100\ \mu\text{A}$ $I_{OUT} = 30\text{ mA}$ $I_{OUT} = 200\text{ mA}$ | - - - | 100 - 350 | 150 500 600 | mV mV mV |
| Line Regulation | $4.5\text{ V} \leq V_{IN} \leq 26\text{ V}$, Note 2 | - | - | 10 | mV |
| Load Regulation | $100\ \mu\text{A} \leq I_{OUT} \leq 200\text{ mA}$, Note 2 | - | - | 10 | mV |
| Adj Lead Current | Loop in Regulation | - | 0.2 | 1.0 | μA |
| Current Limit | $V_{IN} = 14\text{ V}$, $V_{REF} = 5.0\text{ V}$, $V_{OUT} = 90\%$ of V_{REF} , Note 2 | 225 | - | 700 | mA |
| Quiescent Current ($I_{IN} - I_{OUT}$) | $V_{IN} = 12\text{ V}$, $I_{OUT} = 200\text{ mA}$ $V_{IN} = 12\text{ V}$, $I_{OUT} = 100\ \mu\text{A}$ $V_{IN} = 12\text{ V}$, $V_{REF}/ENABLE = 0\text{ V}$ | - - - | 15 75 30 | 25 150 55 | mA μA μA |
| Reverse Current | $V_{OUT} = 5.0\text{ V}$, $V_{IN} = 0\text{ V}$ | - | 0.2 | 1.5 | mA |
| Ripple Rejection | $f = 120\text{ Hz}$, $I_{OUT} = 200\text{ mA}$, $4.5\text{ V} \leq V_{IN} \leq 26\text{ V}$ | 60 | - | - | dB |
| Thermal Shutdown | GBD | 150 | 180 | 210 | $^{\circ}\text{C}$ |

$V_{REF}/ENABLE$

| | | | | | |
|--------------------|------------------|------|------|------|---------------|
| Enable Voltage | - | 0.80 | 2.00 | 2.75 | V |
| Input Bias Current | $V_{REF}/ENABLE$ | - | 0.2 | 1.0 | μA |

2. V_{OUT} connected to Adj lead.

PACKAGE PIN DESCRIPTION

| Package Lead Number | | Lead Symbol | Function |
|---------------------|--------------------------|------------------|-------------------------------------|
| SO-8 | D ² PAK 5-PIN | | |
| 8 | 1 | V_{IN} | Input voltage. |
| 1 | 2 | V_{OUT} | Regulated output. |
| 2, 3, 6, 7 | 3 | GND | Ground. |
| 4 | 4 | Adj | Adjust lead. |
| 5 | 5 | $V_{REF}/ENABLE$ | Reference voltage and ENABLE input. |

CIRCUIT DESCRIPTION

ENABLE Function

By pulling the V_{REF}/ENABLE lead below 2.0 V typically, (see Figure 5 or Figure 6), the IC is disabled and enters a sleep state where the device draws less than 55 μA from supply. When the V_{REF}/ENABLE lead is greater than 2.75 V, V_{OUT} tracks the V_{REF}/ENABLE lead normally.

Output Voltage

The output is capable of supplying 200 mA to the load while configured as a similar (Figure 2), lower (Figure 4), or higher (Figure 3) voltage as the reference lead. The Adj lead acts as the inverting terminal of the op amp and the V_{REF} lead as the non-inverting.

The device can also be configured as a high-side driver as displayed in Figure 7.




Figure 2. Tracking Regulator at the Same Voltage




Figure 3. Tracking Regulator at Higher Voltages




Figure 4. Tracking Regulator at Lower Voltages




Figure 5. Tracking Regulator with ENABLE Circuit




Figure 6. Alternative ENABLE Circuit




Figure 7. High-Side Driver

* C₁ is required if the regulator is far from the power source filter.
 ** C₂ is required for stability.

APPLICATION NOTES

Switched Application

The CS8182 has been designed for use in systems where the reference voltage on the V_{REF}/ENABLE pin is continuously on. Typically, the current into the V_{REF}/ENABLE pin will be less than 1.0 μA when the voltage on the V_{IN} pin (usually the ignition line) has been switched out (V_{IN} can be at high impedance or at ground.) Reference Figure 8.




Figure 8.

External Capacitors

The output capacitor for the CS8182 is required for stability. Without it, the regulator output will oscillate. Actual size and type may vary depending upon the application load and temperature range. Capacitor effective series resistance (ESR) is also a factor in the IC stability. Worst-case is determined at the minimum ambient temperature and maximum load expected.

The output capacitor can be increased in size to any desired value above the minimum. One possible purpose of this would be to maintain the output voltage during brief conditions of negative input transients that might be characteristic of a particular system.

The capacitor must also be rated at all ambient temperatures expected in the system. To maintain regulator stability down to -40°C, a capacitor rated at that temperature must be used.

More information on capacitor selection for SMART REGULATOR®s is available in the SMART REGULATOR application note, "Compensation for Linear Regulators," document number SR003AN/D, available through the Literature Distribution Center or via our website at <http://www.onsemi.com>.

Calculating Power Dissipation in a Single Output Linear Regulator

The maximum power dissipation for a single output regulator (Figure 9) is:

$$PD(max) = \{V_{IN(max)} - V_{OUT(min)}\} I_{OUT(max)} + V_{IN(max)} I_Q \tag{1}$$

where:

- V_{IN(max)} is the maximum input voltage.
- V_{OUT(min)} is the minimum output voltage.
- I_{OUT(max)} is the maximum output current, for the application, and
- I_Q is the quiescent current the regulator consumes at I_{OUT(max)}.

Once the value of PD(max) is known, the maximum permissible value of R_{θJA} can be calculated:

$$R_{\theta JA} = \frac{150^{\circ}C - T_A}{PD} \tag{2}$$

The value of R_{θJA} can then be compared with those in the package section of the data sheet. Those packages with R_{θJA}'s less than the calculated value in equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heat sink will be required.




Figure 9. Single Output Regulator with Key Performance Parameters Labeled

Heatsinks

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of R_{θJA}:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CS} + R_{\theta SA} \tag{3}$$

where:

- R_{θJC} = the junction-to-case thermal resistance,
- R_{θCS} = the case-to-heatsink thermal resistance, and
- R_{θSA} = the heatsink-to-ambient thermal resistance.

R_{θJC} appears in the package section of the data sheet. Like R_{θJA}, it is a function of package type. R_{θCS} and R_{θSA} are functions of the package type, heatsink and the interface between them. These values appear in heat sink data sheets of heat sink manufacturers.