

## Features

- Very high speed: 45 ns
- Wide voltage range: 2.20 V to 3.60 V
- Pin compatible with CY62137CV30
- Ultra low standby power
  - Typical standby current: 1  $\mu$ A
  - Maximum standby current: 7  $\mu$ A
- Ultra low active power
  - Typical active current: 2 mA at f = 1 MHz
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  features
- Automatic power-down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Byte power-down feature
- Offered in Pb-free 48-ball very fine-pitch ball grid array (VFBGA) and 44-pin thin small outline package (TSOP II) package

## Functional Description

The CY62137EV30 is a high performance CMOS static RAM organized as 128K words by 16 bits. This device features


advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption by 90% when addresses are not toggling. The device can also be put into standby mode reducing power consumption when deselected ( $\overline{CE}$  HIGH or both  $\overline{BLE}$  and  $\overline{BHE}$  are HIGH). The input and output pins ( $I/O_0$  through  $I/O_{15}$ ) are placed in a high impedance state when: deselected ( $\overline{CE}$  HIGH), outputs are disabled ( $\overline{OE}$  HIGH), both Byte High Enable and Byte Low Enable are disabled ( $\overline{BHE}$ ,  $\overline{BLE}$  HIGH), or during a write operation ( $\overline{CE}$  LOW and  $\overline{WE}$  LOW).

Writing to the device is accomplished by asserting Chip Enable ( $\overline{CE}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from  $I/O$  pins ( $I/O_0$  through  $I/O_7$ ), is written into the location specified on the address pins ( $A_0$  through  $A_{16}$ ). If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from  $I/O$  pins ( $I/O_8$  through  $I/O_{15}$ ) is written into the location specified on the address pins ( $A_0$  through  $A_{16}$ ).

Reading from the device is accomplished by asserting Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable ( $\overline{WE}$ ) HIGH. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from the memory location specified by the address pins appears on  $I/O_0$  to  $I/O_7$ . If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from memory appears on  $I/O_8$  to  $I/O_{15}$ . See the Truth Table on page 11 for a complete description of read and write modes.

The CY62137EV30 is available in 48-ball VFBGA and 44-pin TSOPII packages.

## Logic Block Diagram



## Contents

<b>Pin Configurations</b> .....	<b>3</b>	<b>Truth Table</b> .....	<b>11</b>
<b>Product Portfolio</b> .....	<b>3</b>	<b>Ordering Information</b> .....	<b>12</b>
<b>Maximum Ratings</b> .....	<b>4</b>	Ordering Code Definitions .....	12
<b>Operating Range</b> .....	<b>4</b>	<b>Package Diagrams</b> .....	<b>13</b>
<b>Electrical Characteristics</b> .....	<b>4</b>	<b>Acronyms</b> .....	<b>15</b>
<b>Capacitance</b> .....	<b>5</b>	<b>Document Conventions</b> .....	<b>15</b>
<b>Thermal Resistance</b> .....	<b>5</b>	Units of Measure .....	15
<b>AC Test Loads and Waveforms</b> .....	<b>5</b>	<b>Document History Page</b> .....	<b>16</b>
<b>Data Retention Characteristics</b> .....	<b>6</b>	<b>Sales, Solutions, and Legal Information</b> .....	<b>18</b>
<b>Data Retention Waveform</b> .....	<b>6</b>	Worldwide Sales and Design Support .....	18
<b>Switching Characteristics</b> .....	<b>7</b>	Products .....	18
<b>Switching Waveforms</b> .....	<b>8</b>	PSoC Solutions .....	18

## Pin Configurations

Figure 1. 48-ball VFBGA (Top View) [1, 2]





Figure 2. 44-pin TSOP II (Top View) [1]



## Product Portfolio

Product	V <sub>CC</sub> Range (V)			Speed (ns)	Power Dissipation					
					Operating I <sub>CC</sub> (mA)				Standby I <sub>SB2</sub> (μA)	
					f = 1 MHz		f = f <sub>max</sub>			
Min	Typ <sup>[3]</sup>	Max	Typ <sup>[3]</sup>	Max	Typ <sup>[3]</sup>	Max	Typ <sup>[3]</sup>	Max		
CY62137EV30-45LL	2.2 V	3.0 V	3.6 V	45 ns	2	2.5	15	20	1	7

### Notes

1. NC pins are not connected on the die.
2. Pins D3, H1, G2, H6 and H3 in the 48-ball VFBGA package are address expansion pins for 4 Mb, 8 Mb, 16 Mb, and 32 Mb and 64 Mb respectively.
3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.

## Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature ..... -65 °C to + 150 °C

Ambient temperature with power applied ..... -55 °C to + 125 °C

Supply voltage to ground potential ..... -0.3 V to (V<sub>CC(MAX)</sub> + 0.3 V)

DC voltage applied to outputs in High Z state<sup>[4, 5]</sup> ..... -0.3 V to (V<sub>CC(MAX)</sub> + 0.3 V)

DC input voltage<sup>[4, 5]</sup> ..... -0.3 V to (V<sub>CC(MAX)</sub> + 0.3 V)

Output current into outputs (LOW) ..... 20 mA

Static discharge voltage (per MIL-STD-883, Method 3015) ..... > 2001 V

Latch up current ..... > 200 mA

## Operating Range

Device	Range	Ambient Temperature	V <sub>CC</sub> <sup>[6]</sup>
CY62137EV30-45LL	Industrial	-40 °C to +85 °C	2.2 V to 3.6 V

## Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	45 ns			Unit
			Min	Typ <sup>[7]</sup>	Max	
V <sub>OH</sub>	Output HIGH voltage	I <sub>OH</sub> = -0.1 mA, V <sub>CC</sub> = 2.20 V	2.0	-	-	V
		I <sub>OH</sub> = -1.0 mA, V <sub>CC</sub> = 2.70 V	2.4	-	-	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 0.1 mA, V <sub>CC</sub> = 2.20 V	-	-	0.4	V
		I <sub>OL</sub> = 2.1 mA, V <sub>CC</sub> = 2.70 V	-	-	0.4	V
V <sub>IH</sub>	Input HIGH voltage	V <sub>CC</sub> = 2.2 V to 2.7 V	1.8	-	V <sub>CC</sub> + 0.3	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.2	-	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage	V <sub>CC</sub> = 2.2 V to 2.7 V	-0.3	-	0.6	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-0.3	-	0.8	V
I <sub>Ix</sub>	Input leakage current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-1	-	+1	μA
I <sub>OZ</sub>	Output leakage current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output disabled	-1	-	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating supply current	f = f <sub>max</sub> = 1/t <sub>RC</sub> , V <sub>CC</sub> = V <sub>CCmax</sub> , I <sub>OUT</sub> = 0 mA, CMOS levels	-	15	20	mA
		f = 1 MHz	-	2.0	2.5	
I <sub>SB1</sub> <sup>[8]</sup>	Automatic CE power-down current — CMOS inputs	$\overline{CE} > V_{CC} - 0.2$ V or (BHE and BLE) ≥ V <sub>CC</sub> - 0.2 V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V, V <sub>IN</sub> ≤ 0.2 V, f = f <sub>max</sub> (address and data only), f = 0 (OE and WE), V <sub>CC</sub> = 3.60 V	-	1	7	μA
I <sub>SB2</sub> <sup>[8]</sup>	Automatic CE power-down current — CMOS inputs	$\overline{CE} > V_{CC} - 0.2$ V or (BHE and BLE) ≥ V <sub>CC</sub> - 0.2 V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V or V <sub>IN</sub> ≤ 0.2 V, f = 0, V <sub>CC</sub> = 3.60 V	-	1	7	μA

### Notes

- V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
- V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
- Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC(min)</sub> and 200 μs wait time after V<sub>CC</sub> stabilization.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
- Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> specification. Other inputs can be left floating.

### Capacitance


Parameter <sup>[9]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = V <sub>CC(typ)</sub>	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

### Thermal Resistance

Parameter <sup>[9]</sup>	Description	Test Conditions	48-ball BGA	44-pin TSOP II	Unit
θ <sub>JA</sub>	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	75	77	°C/W
θ <sub>JC</sub>	Thermal resistance (junction to case)		10	13	°C/W

### AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms



Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

**Note**

9. Tested initially and after any design or process changes that may affect these parameters.


## Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ <sup>[10]</sup>	Max	Unit
$V_{DR}$	$V_{CC}$ for data retention		1	–	–	V
$I_{CCDR}^{[11]}$	Data retention current	$V_{CC} = 1\text{ V}$ , $\overline{CE} \geq V_{CC} - 0.2\text{ V}$ or $(\overline{BHE} \text{ and } \overline{BLE}) \geq V_{CC} - 0.2\text{ V}$ , $V_{IN} \geq V_{CC} - 0.2\text{ V}$ or $V_{IN} \leq 0.2\text{ V}$	–	0.8	3	$\mu\text{A}$
$t_{CDR}^{[12]}$	Chip deselect to data retention time		0	–	–	ns
$t_R^{[13]}$	Operation recovery time		45	–	–	ns

## Data Retention Waveform

Figure 4. Data Retention Waveform<sup>[14]</sup>



### Notes

10. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ.)}$ ,  $T_A = 25\text{ }^\circ\text{C}$ .
11. Chip enable ( $\overline{CE}$ ) and byte enables ( $\overline{BHE}$  and  $\overline{BLE}$ ) need to be tied to CMOS levels to meet the  $I_{SB1}$  /  $I_{SB2}$  /  $I_{CCDR}$  specification. Other inputs can be left floating.
12. Tested initially and after any design or process changes that may affect these parameters.
13. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \geq 100\text{ }\mu\text{s}$  or stable at  $V_{CC(min.)} \geq 100\text{ }\mu\text{s}$ .
14.  $\overline{BHE.BLE}$  is the AND of both  $\overline{BHE}$  and  $\overline{BLE}$ . The chip can be deselected by either disabling the chip enable signals or by disabling both  $\overline{BHE}$  and  $\overline{BLE}$ .

## Switching Characteristics

Over the Operating Range

Parameter <sup>[15, 16]</sup>	Description	45 ns		Unit
		Min	Max	
<b>Read Cycle</b>				
$t_{RC}$	Read cycle time	45	–	ns
$t_{AA}$	Address to data valid	–	45	ns
$t_{OHA}$	Data hold from address change	10	–	ns
$t_{ACE}$	$\overline{CE}$ LOW to data valid	–	45	ns
$t_{DOE}$	$\overline{OE}$ LOW to data valid	–	22	ns
$t_{LZOE}$	$\overline{OE}$ LOW to Low Z <sup>[17]</sup>	5	–	ns
$t_{HZOE}$	$\overline{OE}$ HIGH to High Z <sup>[17, 18]</sup>	–	18	ns
$t_{LZCE}$	$\overline{CE}$ LOW to Low Z <sup>[17]</sup>	10	–	ns
$t_{HZCE}$	$\overline{CE}$ HIGH to High Z <sup>[17, 18]</sup>	–	18	ns
$t_{PU}$	$\overline{CE}$ LOW to power-up	0	–	ns
$t_{PD}$	$\overline{CE}$ HIGH to power-down	–	45	ns
$t_{DBE}$	$\overline{BLE}/\overline{BHE}$ LOW to data valid	–	45	ns
$t_{LZBE}$	$\overline{BLE}/\overline{BHE}$ LOW to Low Z <sup>[17]</sup>	5	–	ns
$t_{HZBE}$	$\overline{BLE}/\overline{BHE}$ HIGH to High Z <sup>[17, 18]</sup>	–	18	ns
<b>Write Cycle <sup>[19]</sup></b>				
$t_{WC}$	Write cycle time	45	–	ns
$t_{SCE}$	$\overline{CE}$ LOW to write end	35	–	ns
$t_{AW}$	Address setup to write end	35	–	ns
$t_{HA}$	Address hold from write end	0	–	ns
$t_{SA}$	Address setup to write start	0	–	ns
$t_{PWE}$	$\overline{WE}$ pulse width	35	–	ns
$t_{BW}$	$\overline{BLE}/\overline{BHE}$ LOW to write end	35	–	ns
$t_{SD}$	Data setup to write end	25	–	ns
$t_{HD}$	Data hold from write end	0	–	ns
$t_{HZWE}$	$\overline{WE}$ LOW to High Z <sup>[17, 18]</sup>	–	18	ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low Z <sup>[17]</sup>	10	–	ns

### Notes

15. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1V/ns) or less, timing reference levels of  $V_{CC(typ)}/2$ , input pulse levels of 0 to  $V_{CC(typ)}$ , and output loading of the specified  $I_{OL}/I_{OH}$  as shown in Figure 3 on page 5.

16. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. Refer application note, AN13842 for more information.

17. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZBE}$  is less than  $t_{LZBE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.

18.  $t_{HZOE}$ ,  $t_{HZCE}$ ,  $t_{HZBE}$ , and  $t_{HZWE}$  transitions are measured when the outputs enter a high impedance state.

19. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  and  $\overline{BLE} = V_{IL}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.

## Switching Waveforms

Figure 5. Read Cycle 1: Address Transition Controlled [20, 21]





Figure 6. Read Cycle No. 2:  $\overline{OE}$  Controlled [21, 22]



### Notes

- 20. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$  =  $V_{IL}$ ,  $\overline{BHE}$  and  $\overline{BLE}$  =  $V_{IL}$ .
- 21.  $\overline{WE}$  is HIGH for read cycle.
- 22. Address valid prior to or coincident with  $\overline{CE}$  and  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW.



Switching Waveforms (continued)

Figure 7. Write Cycle No. 1:  $\overline{WE}$  Controlled [23, 24, 25]





Figure 8. Write Cycle No. 2:  $\overline{CE}$  Controlled [23, 24, 25]



Notes

23. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  and  $\overline{BLE} = V_{IL}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.

24. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .

25. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state.

26. During this period, the I/Os are in output state and input signals should not be applied.

Switching Waveforms (continued)

Figure 9. Write Cycle No. 3:  $\overline{WE}$  Controlled,  $\overline{OE}$  LOW [27]





Figure 10. Write Cycle No. 4:  $\overline{BHE}/\overline{BLE}$  Controlled,  $\overline{OE}$  LOW [27]



Notes

- 27. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state.
- 28. During this period, the I/Os are in output state and input signals should not be applied.

**Truth Table**

$\overline{\text{CE}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	$\overline{\text{BHE}}$	$\overline{\text{BLE}}$	Inputs/Outputs	Mode	Power
H	X	X	X <sup>[29]</sup>	X <sup>[29]</sup>	High Z	Deselect/power-down	Standby ( $I_{\text{SB}}$ )
X <sup>[29]</sup>	X	X	H	H	High Z	Deselect/power-down	Standby ( $I_{\text{SB}}$ )
L	H	L	L	L	Data out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active ( $I_{\text{CC}}$ )
L	H	L	H	L	Data out (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Read	Active ( $I_{\text{CC}}$ )
L	H	L	L	H	Data out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active ( $I_{\text{CC}}$ )
L	H	H	L	L	High Z	Output disabled	Active ( $I_{\text{CC}}$ )
L	H	H	H	L	High Z	Output disabled	Active ( $I_{\text{CC}}$ )
L	H	H	L	H	High Z	Output disabled	Active ( $I_{\text{CC}}$ )
L	L	X	L	L	Data in (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active ( $I_{\text{CC}}$ )
L	L	X	H	L	Data in (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active ( $I_{\text{CC}}$ )
L	L	X	L	H	Data in (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active ( $I_{\text{CC}}$ )


**Note**

29. Chip enable ( $\overline{\text{CE}}$ ) and Byte enables ( $\overline{\text{BHE}}$  /  $\overline{\text{BLE}}$ ) must be at fixed CMOS levels (not floating). Intermediate voltage levels on these pins is not permitted.

### Ordering Information


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62137EV30LL-45BVXI	51-85150	48-ball VFBGA (6 mm × 8 mm × 1 mm) (Pb-free)	Industrial
45	CY62137EV30LL-45ZSXI	51-85087	44-pin TSOP II (Pb-free)	

### Ordering Code Definitions



Package Diagrams

Figure 11. 48-ball VFBGA (6 × 8 × 1 mm) BV48/BZ48 Package Outline, 51-85150




NOTE:  
 PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD)  
 posted on the Cypress web.

51-85150 \*H

Package Diagrams (continued)

Figure 12. 44-pin TSOP Z44-II Package Outline, 51-85087



51-85087 \*E

## Acronyms

Acronym	Description
BLE	byte low enable
BHE	byte high enable
CE	chip enable
CMOS	complementary metal oxide semiconductor
I/O	input/output
OE	output enable
SRAM	static random access memory
TSOP	thin small outline package
VFBGA	very fine-pitch ball grid array
WE	write enable

## Document Conventions

### Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
%	percent
pF	picofarad
Ω	ohm
V	volt
W	watt

**Document History Page**

Document Title: CY62137EV30 MoBL <sup>®</sup> , 2-Mbit (128 K × 16) Static RAM Document Number: 38-05443				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	203720	AJU	See ECN	New data sheet
*A	234196	AJU	See ECN	<p>Changed I<sub>CC</sub> MAX at f=1MHz from 1.7 mA to 2.0 mA</p> <p>Changed I<sub>CC</sub> TYP from 12 mA (35 ns speed bin) and 10 mA (45 ns speed bin) to 15 mA and 12 mA respectively</p> <p>Changed I<sub>CC</sub> MAX from 20 mA (35 ns speed bin) and 15 mA (45 ns speed bin) to 25 mA and 20 mA respectively</p> <p>Changed I<sub>SB1</sub> and I<sub>SB2</sub> TYP from 0.6 μA to 0.7 μA</p> <p>Changed I<sub>SB1</sub> and I<sub>SB2</sub> MAX from 1.5 μA to 2.5 μA</p> <p>Changed I<sub>CCDR</sub> from 1 μA to 2 μA</p> <p>Fixed typos on TSOP II pinout: Pin 18-22: address lines Pin 23: NC</p> <p>Added Pb-free information</p>
*B	427817	NXR	See ECN	<p>Converted from Advanced Information to Final.</p> <p>Removed 35 ns Speed Bin</p> <p>Removed "L" version</p> <p>Changed ball E3 from DNU to NC.</p> <p>Removed the redundant footnote on DNU.</p> <p>Moved Product Portfolio from Page # 3 to Page #2.</p> <p>Changed I<sub>CC</sub> (Max) value from 2 mA to 2.5 mA and I<sub>CC</sub> (Typ) value from 1.5 mA to 2 mA at f=1 MHz</p> <p>Changed I<sub>CC</sub> (Typ) value from 12 mA to 15 mA at f = f<sub>max</sub>=1/t<sub>RC</sub></p> <p>Changed I<sub>SB1</sub> and I<sub>SB2</sub> Typ. values from 0.7 μA to 1 μA and Max. values from 2.5 μA to 7 μA.</p> <p>Changed V<sub>CC</sub> stabilization time in footnote #7 from 100 μs to 200 μs</p> <p>Changed the AC test load capacitance from 50pF to 30pF on Page# 4</p> <p>Changed V<sub>DR</sub> from 1.5V to 1V on Page# 4.</p> <p>Changed I<sub>CCDR</sub> from 2 μA to 3 μA.</p> <p>Added I<sub>CCDR</sub> typical value.</p> <p>Corrected t<sub>R</sub> in Data Retention Characteristics from 100 μs to t<sub>RC</sub> ns</p> <p>Changed t<sub>OHA</sub>, t<sub>LZCE</sub> and t<sub>LZWE</sub> from 6 ns to 10 ns</p> <p>Changed t<sub>LZBE</sub> from 6 ns to 5 ns</p> <p>Changed t<sub>LZOE</sub> from 3 ns to 5 ns</p> <p>Changed t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZBE</sub> and t<sub>HZWE</sub> from 15 ns to 18 ns</p> <p>Changed t<sub>SCE</sub>, t<sub>AW</sub> and t<sub>BW</sub> from 40 ns to 35 ns</p> <p>Changed t<sub>PWE</sub> from 30 ns to 35 ns</p> <p>Changed t<sub>SD</sub> from 20 ns to 25 ns</p> <p>Updated the Ordering Information table and replaced the Package Name column with Package Diagram.</p>
*C	2604685	VKN / PYRS	11/12/08	<p>Added footnote 8 related to I<sub>SB2</sub> and I<sub>CCDR</sub></p> <p>Added footnote 13 related to AC timing parameters</p>
*D	3143896	RAME	01/17/2011	<p>Added <a href="#">Acronyms and Units of Measure</a> table</p> <p>Added <a href="#">Ordering Code Definitions</a></p> <p>Added TOC</p> <p>Converted all tablenote to footnotes</p> <p>Updated <a href="#">Package Diagrams</a> 51-85150 from *D to *F</p>
*E	3283711	AJU	06/15/2011	<p>Removed the Note "For best practice recommendations, refer to the Cypress application note "SRAM System Design Guidelines" on <a href="http://www.cypress.com">http://www.cypress.com</a>." and its reference in <a href="#">Functional Description</a>.</p> <p>Updated in new template.</p>



**Document History Page** (continued)

Document Title: CY62137EV30 MoBL <sup>®</sup> , 2-Mbit (128 K × 16) Static RAM Document Number: 38-05443				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*F	3806123	TAVA	11/08/2012	Updated <a href="#">Data Retention Waveform</a> (Updated <a href="#">Figure 4</a> (Changed “V <sub>DR</sub> ≥ 1.5 V” to “V <sub>DR</sub> ≥ 1.0 V”)). Updated <a href="#">Package Diagrams</a> (spec 51-85150 (Changed revision from *F to *H), spec 51-85087 (Changed revision from *C to *E)).

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [cypress.com/sales](http://cypress.com/sales).

### Products

Automotive	<a href="http://cypress.com/go/automotive">cypress.com/go/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/go/clocks">cypress.com/go/clocks</a>
Interface	<a href="http://cypress.com/go/interface">cypress.com/go/interface</a>
Lighting & Power Control	<a href="http://cypress.com/go/powerpsoc">cypress.com/go/powerpsoc</a> <a href="http://cypress.com/go/plc">cypress.com/go/plc</a>
Memory	<a href="http://cypress.com/go/memory">cypress.com/go/memory</a>
Optical & Image Sensing	<a href="http://cypress.com/go/image">cypress.com/go/image</a>
PSoC	<a href="http://cypress.com/go/psoc">cypress.com/go/psoc</a>
Touch Sensing	<a href="http://cypress.com/go/touch">cypress.com/go/touch</a>
USB Controllers	<a href="http://cypress.com/go/USB">cypress.com/go/USB</a>
Wireless/RF	<a href="http://cypress.com/go/wireless">cypress.com/go/wireless</a>

### PSoC Solutions

[psoc.cypress.com/solutions](http://psoc.cypress.com/solutions)  
PSoC 1 | PSoC 3 | PSoC 5

---

© Cypress Semiconductor Corporation, 2004-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.