



CY74FCT16841T CY74FCT162841T

20-Bit Latches

Features

- Low power, pin-compatible replacement for ABT functions
- FCT-C speed at 5.5 ns
- Power-off disable outputs permits live insertion
- Edge-rate control circuitry for significantly improved noise characteristics
- Typical output skew < 250 ps
- ESD > 2000 V
- TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages
- Extended commercial range of -40°C to +85°C
- $V_{CC} = 5V \pm 10\%$

CY74FCT16841T Features:

- 64 mA sink current, 32 mA source current
- Typical V_{OLP} (ground bounce) < 1.0V at $V_{CC} = 5V, T_A = 25^\circ C$

CY74FCT162841T Features:

- Balanced output drivers: 24 mA
- Reduced system switching noise
- Typical V_{OLP} (ground bounce) < 0.6V at $V_{CC} = 5V, T_A = 25^\circ C$

Functional Description



The CY74FCT16841T and CY74FCT162841T are 20-bit D type latches designed for use in bus applications requiring high speed and low power. These devices can be used as two inde-

pendent 10-bit latches, or as a single 10-bit latch, or as a single 20-bit latch by connecting the Output Enable (OE) and Latch (LE) inputs. Flow-through pinout and small shrink packaging aid in simplifying board layout. The output buffers are designed with a power-off disable feature to allow live insertion of boards.

The CY74FCT16841T is ideally suited for driving high-capacitance loads and low-impedance backplanes.

The CY74FCT162841T has 24-mA balanced output drivers with current limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162841T is ideal for driving transmission lines.

Logic Block Diagrams



Pin Configuration

SSOPTSSOP

Top View

1OE	1	56	1LE
1Q1	2	55	1D1
1Q2	3	54	1D2
GND	4	53	GND
1Q3	5	52	1D3
1Q4	6	51	1D4
VCC	7	50	VCC
1Q5	8	49	1D5
1Q6	9	48	1D6
1Q7	10	47	1D7
GND	11	46	GND
1Q8	12	45	1D8
1Q9	13	44	1D9
1Q10	14	43	1D10
2Q1	15	42	2D1
2Q2	16	41	2D2
2Q3	17	40	2D3
GND	18	39	GND
2Q4	19	38	2D4
2Q5	20	37	2D5
2Q6	21	36	2D6
VCC	22	35	VCC
2Q7	23	34	2D7
2Q8	24	33	2D8
GND	25	32	GND
2Q9	26	31	2D9
2Q10	27	30	2D10
2OE	28	29	2LE

FCT16841-3



Pin Description

Name	Description
D	Data Inputs
LE	Latch Enable Input (Active HIGH)
OE	Output Enable Input (Active LOW)
O	Three-State Outputs

Function Table⁽¹⁾

Inputs			Outputs
D	LE	OE	Q
H	H	L	H
L	H	L	L
X	L	L	Q ⁽²⁾
X	X	H	Z

Maximum Ratings^(3,4)

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-55°C to +125°C
Ambient Temperature with Power Applied	-55°C to +125°C
DC Input Voltage	-0.5V to +7.0V

DC Output Voltage	-0.5V to +7.0V
DC Output Current (Maximum Sink Current/Pin)	-60 to +120 mA
Power Dissipation	1.0W
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Typ. ⁽⁵⁾	Max.	Unit
V _{IH}	Input HIGH Voltage	Guaranteed Logic HIGH Level	2.0			V
V _{IL}	Input LOW Voltage	Guaranteed Logic LOW Level			0.8	V
V _{HI}	Input Hysteresis ⁽⁶⁾			100		mV
V _{IK}	Input Clamp Diode Voltage	V _{CC} =Min., I _{IN} =-18 mA		-0.7	-1.2	V
I _{IH}	Input HIGH Current	V _{CC} =Max., V _I =V _{CC}			±1	µA
I _{IL}	Input LOW Current	V _{CC} =Max., V _I =GND			±1	µA
I _{OZH}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT} =2.7V			±1	µA
I _{OZL}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT} =0.5V			±1	µA
I _{OS}	Short Circuit Current ⁽⁷⁾	V _{CC} =Max., V _{OUT} =GND	-80	-140	-200	mA
I _O	Output Drive Current ⁽⁷⁾	V _{CC} =Max., V _{OUT} =2.5V	-50		-180	mA
I _{OFF}	Power-Off Disable	V _{CC} =0V, V _{OUT} ≤ 4.5V			±1	µA

Notes:

- H = HIGH Voltage Level.
L = LOW Voltage Level.
X = Don't Care.
Z = HIGH Impedance.
- Output level before LE HIGH-to-LOW Transition.
- Operation beyond the limits set forth may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.
- Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.
- Typical values are at V_{CC}=5.0V, T_A=+25°C ambient.
- This parameter is guaranteed but not tested.
- Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.



Output Drive Characteristics for CY74FCT16841T

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =-3 mA	2.5	3.5		V
		V _{CC} =Min., I _{OH} =-15 mA	2.4	3.5		V
		V _{CC} =Min., I _{OH} =-32 mA	2.0	3.0		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =64 mA		0.2	0.55	V

Output Drive Characteristics for CY74FCT162841T

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
I _{ODI}	Output LOW Current ^[7]	V _{CC} =5V, V _{IN} =V _{IH} or V _{IL} , V _{OUT} =1.5V	60	115	150	mA
I _{ODH}	Output HIGH Current ^[7]	V _{CC} =5V, V _{IN} =V _{IH} or V _{IL} , V _{OUT} =1.5V	-60	-115	-150	mA
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =-24 mA	2.4	3.3		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =24 mA		0.3	0.55	V

Capacitance^[6] (T_A = +25°C, f = 1.0 MHz)

Symbol	Description	Conditions	Typ. ^[5]	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	4.5	6.0	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	5.5	8.0	pF

Power Supply Characteristics

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit	
I _{CC}	Quiescent Power Supply Current	V _{CC} =Max., V _{IN} ≤0.2V V _{IN} ≥V _{CC} -0.2V	—	5	500	μA	
ΔI _{CC}	Quiescent Power Supply Current (TTL inputs HIGH)	V _{CC} =Max., V _{IN} =3.4V ^[8]	—	0.5	1.5	mA	
I _{CCD}	Dynamic Power Supply Current ^[9]	V _{CC} =Max., One Input Toggling, 50% Duty Cycle, Outputs Open, OE=GND	—	60	100	μA/MHz	
I _C	Total Power Supply Current ^[10]	V _{CC} =Max., f ₁ =10 MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling, OE=GND, LE = V _{CC}	V _{IN} =V _{CC} or V _{IN} =GND	—	0.6	1.5	mA
			V _{IN} =3.4V or V _{IN} =GND	—	0.9	2.3	
		V _{CC} =Max., f ₁ =2.5 MHz, 50% Duty Cycle, Outputs Open, Twenty Bits Toggling, OE=GND, LE = V _{CC}	V _{IN} =V _{CC} or V _{IN} =GND	—	3.0	5.5 ^[11]	
			V _{IN} =3.4V or V _{IN} =GND	—	8.0	20.5 ^[11]	

Notes:

- 8. Per TTL driven input (V_{IN}=3.4V); all other inputs at V_{CC} or GND.
- 9. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- 10. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
 $I_C = I_{CC} + \Delta I_{CC} D_{IH} N_I + I_{CCD} (f_1/2 + f_1 N_I)$
 I_{CC} = Quiescent Current with CMOS input levels
 ΔI_{CC} = Power Supply Current for a TTL HIGH input (V_{IN}=3.4V)
 D_{IH} = Duty Cycle for TTL inputs HIGH

- N_I = Number of TTL inputs at D_{IH}
- I_{CCD} = Dynamic Current caused by an input transition pair (HLH or LHL)
- f₁ = Clock frequency for registered devices, otherwise zero
- f_I = Input signal frequency
- N_I = Number of inputs changing at f_I
- All currents are in milliamperes and all frequencies are in megahertz.
- 11. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.



CY74FCT16841T
CY74FCT162841T

Ordering Information for CY74FCT16841T

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.5	CY74FCT16841CTPAC	Z56	56-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16841CTPVC	O56	56-Lead (300-Mil) SSOP	
6.5	CY74FCT16841ATPAC	Z56	56-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16841ATPVC	O56	56-Lead (300-Mil) SSOP	
9.0	CY74FCT16841TPAC	Z56	56-Lead (240-Mil) TSSOP	Commercial
	CY74FCT16841TPVC	O56	56-Lead (300-Mil) SSOP	

Ordering Information CY74FCT162841T

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.5	CY74FCT162841CTPAC	Z56	56-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162841CTPVC	O56	56-Lead (300-Mil) SSOP	
6.5	CY74FCT162841ATPAC	Z56	56-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162841ATPVC	O56	56-Lead (300-Mil) SSOP	
9.0	CY74FCT162841TPAC	Z56	56-Lead (240-Mil) TSSOP	Commercial
	CY74FCT162841TPVC	O56	56-Lead (300-Mil) SSOP	

Document #: 38-00387