

12MHz, High Input Impedance Operational Amplifiers

HA-2600/2605 are internally compensated bipolar operational amplifiers that feature very high input impedance (500MΩ, HA-2600) coupled with wideband AC performance. The high resistance of the input stage is complemented by low offset voltage (0.5mV, HA-2600) and low bias and offset current (1nA, HA-2600) to facilitate accurate signal processing. Input offset can be reduced further by means of an external nulling potentiometer. 12MHz unity gain-bandwidth, 7V/μs slew rate and 150kV/V open-loop gain enables HA-2600/2605 to perform high-gain amplification of fast, wideband signals. These dynamic characteristics, coupled with fast settling times, make these amplifiers ideally suited to pulse amplification designs as well as high frequency (e.g. video) applications. The frequency response of the amplifier can be tailored to exact design requirements by means of an external bandwidth control capacitor.

In addition to its application in pulse and video amplifier designs, HA-2600/2605 are particularly suited to other high performance designs such as high-gain low distortion audio amplifiers, high-Q and wideband active filters and high-speed comparators. For more information, please refer to Application Note AN515.

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HA2-2600-2	-55 to 125	8 Pin Metal Can	T8.C
HA3-2605-5	0 to 75	8 Ld PDIP	E8.3


Features

- Bandwidth 12MHz
- High Input Impedance 500MΩ
- Low Input Bias Current 1nA
- Low Input Offset Current 1nA
- Low Input Offset Voltage 0.5mV
- High Gain 150kV/V
- Slew Rate 7V/μs
- Output Short Circuit Protection
- Unity Gain Stable

Applications

- Video Amplifier
- Pulse Amplifier
- Audio Amplifiers and Filters
- High-Q Active Filters
- High-Speed Comparators
- Low Distortion Oscillators

Pinouts



HA-2600, HA-2605

Absolute Maximum Ratings

Supply Voltage Between V+ and V- Terminals 45V
 Differential Input Voltage 12V
 Peak Output Current Full Short Circuit Protection

Operating Conditions

Temperature Range
 HA-2600-2 -55°C to 125°C
 HA-2605-5 0°C to 75°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Thermal Information

Thermal Resistance (Typical, Note 1) θ_{JA} (°C/W) θ_{JC} (°C/W)
 Metal Can Package 165 80
 PDIP Package 115 N/A
 Maximum Junction Temperature (Hermetic Package) 175°C
 Maximum Junction Temperature (Plastic Package) 150°C
 Maximum Storage Temperature Range -65°C to 150°C
 Maximum Lead Temperature (Soldering 10s) 300°C

Electrical Specifications $V_{SUPPLY} = \pm 15V$, Unless Otherwise Specified

PARAMETER	TEMP. (°C)	HA-2600-2			HA-2605-5			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
INPUT CHARACTERISTICS								
Offset Voltage	25	-	0.5	4	-	3	5	mV
	Full	-	2	6	-	-	7	mV
Average Offset Voltage Drift	Full	-	5	-	-	5	-	$\mu V/^\circ C$
Bias Current	25	-	1	10	-	5	25	nA
	Full	-	10	30	-	-	40	nA
Offset Current	25	-	1	10	-	5	25	nA
	Full	-	5	30	-	-	40	nA
Differential Input Resistance (Note 12)	25	100	500	-	40	300	-	M Ω
Input Noise Voltage Density (f = 1kHz)	25	-	11	-	-	11	-	nV/ \sqrt{Hz}
Input Noise Current Density (f = 1kHz)	25	-	0.16	-	-	0.16	-	pA/ \sqrt{Hz}
Common Mode Range	Full	± 11	± 12	-	± 11	± 12	-	V
TRANSFER CHARACTERISTICS								
Large Signal Voltage Gain (Notes 3, 6)	25	100	150	-	80	150	-	kV/V
	Full	70	-	-	70	-	-	kV/V
Common Mode Rejection Ratio (Note 4)	Full	80	100	-	74	100	-	dB
Minimum Stable Gain	25	1	-	-	1	-	-	V/V
Gain Bandwidth Product (Note 5)	25	-	12	-	-	12	-	MHz
OUTPUT CHARACTERISTICS								
Output Voltage Swing (Note 3)	Full	± 10	± 12	-	± 10	± 12	-	V
Output Current (Note 6)	25	± 15	± 22	-	± 10	± 18	-	mA
Full Power Bandwidth (Notes 6, 13)	25	50	75	-	50	75	-	kHz
TRANSIENT RESPONSE (Note 10)								
Rise Time (Notes 3, 7, 8, 9)	25	-	30	60	-	30	60	ns
Overshoot (Notes 3, 7, 8, 9)	25	-	25	40	-	25	40	%
Slew Rate (Notes 3, 7, 9, 14)	25	± 4	± 7	-	± 4	± 7	-	V/ μs
Settling Time (Notes 3, 7, 15)	25	-	1.5	-	-	1.5	-	μs


Electrical Specifications $V_{SUPPLY} = \pm 15V$, Unless Otherwise Specified (Continued)

PARAMETER	TEMP. (°C)	HA-2600-2			HA-2605-5			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
POWER SUPPLY CHARACTERISTICS								
Supply Current	25	-	3	3.7	-	3	4	mA
Power Supply Rejection Ratio (Note 11)	Full	80	90	-	74	90	-	dB

NOTES:

2. Typical and minimum specifications for -9 are identical to those of -5. All maximum specifications for -9 are identical to those of -5 except for Full Temperature Bias and Offset Currents, which are 70nA Max.
3. $R_L = 2k\Omega$.
4. $V_{CM} = \pm 10V$.
5. $V_{OUT} < 90mV$.
6. $V_{OUT} = \pm 10V$.
7. $C_L = 100pF$.
8. $V_{OUT} = \pm 200mV$.
9. $A_V = +1$.
10. See Transient Response Test Circuits and Waveforms.
11. $\Delta V_S = \pm 5V$.
12. This parameter value guaranteed by design calculations.
13. Full Power Bandwidth guaranteed by slew rate measurement: $FPBW = \frac{\text{Slew Rate}}{2\pi V_{PEAK}}$.
14. $V_{OUT} = \pm 5V$
15. Settling time is characterized at $A_V = -1$ to 0.1% of a 10V step.

Test Circuits and Waveforms



NOTE: Measured on both positive and negative transitions from 0V to +200mV and 0V to -200mV at the output.

FIGURE 1. TRANSIENT RESPONSE




FIGURE 2. SLEW RATE






FIGURE 3. SLEW RATE AND TRANSIENT RESPONSE TEST CIRCUIT




NOTE: Tested offset adjustment range is $|V_{OS} + 1mV|$ minimum referred to output. Typical ranges are $\pm 10mV$ with $R_T = 100k\Omega$.

FIGURE 4. SUGGESTED V_{OS} ADJUSTMENT AND COMPENSATION HOOK UP


Schematic Diagram



Typical Applications



- FEATURES:
1. Constant cell voltage.
 2. Minimum bias current error.



$$\text{DRIFT RATE} = \frac{I_{\text{BIAS}}}{C}$$


If C = 1000pF
Then DRIFT = 0.01V/µs (Max)

NOTE: A small load capacitance is recommended in all applications where practical to prevent possible high frequency oscillations resulting from external wiring parasitics. Capacitance up to 100pF has negligible effect on the bandwidth or slew rate.

FIGURE 5. PHOTO CURRENT TO VOLTAGE CONVERTER

FIGURE 6. SAMPLE AND HOLD

Typical Applications (Continued)




FEATURES:

1. Minimum bias current in reference cell.
2. Short Circuit Protection.

NOTE: A small load capacitance is recommended in all applications where practical to prevent possible high frequency oscillations resulting from external wiring parasitics. Capacitance up to 100pF has negligible effect on the bandwidth or slew rate.

FIGURE 7. REFERENCE VOLTAGE AMPLIFIER



FEATURES

1. $Z_{IN} = 10^{12}\Omega$ (Min).
2. $Z_{OUT} = 0.01\Omega$ (Max), B.W. = 12MHz (Typ).
3. Slew Rate = $4V/\mu s$ (Min), Output Swing = $\pm 10V$ (Min) to 50kHz.

FIGURE 8. VOLTAGE FOLLOWER

Typical Performance Curves $V_S = \pm 15V, T_A = 25^\circ C$, Unless Otherwise Specified




FIGURE 9. INPUT BIAS CURRENT AND OFFSET CURRENT vs TEMPERATURE




FIGURE 10. BROADBAND NOISE CHARACTERISTICS




FIGURE 11. OPEN LOOP FREQUENCY RESPONSE




FIGURE 12. INPUT IMPEDANCE vs TEMPERATURE (100Hz)

Typical Performance Curves $V_S = \pm 15V, T_A = 25^\circ C$, Unless Otherwise Specified (Continued)





FIGURE 13. OUTPUT VOLTAGE SWING vs FREQUENCY



- External compensation components are not required for stability, but may be added to reduce bandwidth if desired. If External Compensation is used, also connect 100pF capacitor from output to ground.

FIGURE 14. OPEN LOOP FREQUENCY RESPONSE FOR VARIOUS VALUES OF CAPACITORS FROM COMPENSATION PIN TO GROUND




FIGURE 15. COMMON MODE VOLTAGE RANGE vs SUPPLY VOLTAGE




FIGURE 16. OPEN LOOP VOLTAGE GAIN vs TEMPERATURE




FIGURE 17. COMMON MODE REJECTION RATIO vs FREQUENCY




FIGURE 18. NOISE DENSITY vs FREQUENCY

Die Characteristics

DIE DIMENSIONS:

69 mils x 56 mils x 19 mils
1750 μ m x 1420 μ m x 483 μ m

METALLIZATION:

Type: Al, 1% Cu
Thickness: 16k \AA \pm 2k \AA

SUBSTRATE POTENTIAL (Powered Up):

Unbiased

PASSIVATION:

Type: Nitride (Si₃N₄) over Silox (SiO₂, 5% Phos.)
Silox Thickness: 12k \AA \pm 2k \AA
Nitride Thickness: 3.5k \AA \pm 1.5k \AA


TRANSISTOR COUNT:

140


PROCESS:

Bipolar Dielectric Isolation

Metallization Mask Layout



Metal Can Packages (Can)



**T8.C MIL-STD-1835 MACY1-X8 (A1)
8 LEAD METAL CAN PACKAGE**


SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.165	0.185	4.19	4.70	-
$\varnothing b$	0.016	0.019	0.41	0.48	1
$\varnothing b1$	0.016	0.021	0.41	0.53	1
$\varnothing b2$	0.016	0.024	0.41	0.61	-
$\varnothing D$	0.335	0.375	8.51	9.40	-
$\varnothing D1$	0.305	0.335	7.75	8.51	-
$\varnothing D2$	0.110	0.160	2.79	4.06	-
e	0.200 BSC		5.08 BSC		-
e1	0.100 BSC		2.54 BSC		-
F	-	0.040	-	1.02	-
k	0.027	0.034	0.69	0.86	-
k1	0.027	0.045	0.69	1.14	2
L	0.500	0.750	12.70	19.05	1
L1	-	0.050	-	1.27	1
L2	0.250	-	6.35	-	1
Q	0.010	0.045	0.25	1.14	-
α	45° BSC		45° BSC		3
β	45° BSC		45° BSC		3
N	8		8		4

Rev. 0 5/18/94

NOTES:

1. (All leads) $\varnothing b$ applies between L1 and L2. $\varnothing b1$ applies between L2 and 0.500 from the reference plane. Diameter is uncontrolled in L1 and beyond 0.500 from the reference plane.
2. Measured from maximum diameter of the product.
3. α is the basic spacing from the centerline of the tab to terminal 1 and β is the basic spacing of each lead or lead position (N - 1 places) from α , looking at the bottom of the package.
4. N is the maximum number of terminal positions.
5. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
6. Controlling dimension: INCH.

Dual-In-Line Plastic Packages (PDIP)



NOTES:

1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
6. E and e_A are measured with the leads constrained to be perpendicular to datum -C-.
7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E8.3 (JEDEC MS-001-BA ISSUE D)
8 LEAD DUAL-IN-LINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
B	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
C	0.008	0.014	0.204	0.355	-
D	0.355	0.400	9.01	10.16	5
D1	0.005	-	0.13	-	5
E	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
e	0.100 BSC		2.54 BSC		-
e _A	0.300 BSC		7.62 BSC		6
e _B	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	8		8		9

Rev. 0 12/93

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com