# Dual 125MHz Video Current <br> Feedback Amplifier 

## Features

- This Circuit is Processed in Accordance to MIL-STD883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Wide Unity Gain Bandwidth 125MHz
- Slew Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 475V/ $/$ s
- Differential Gain. . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.03\%
- Differential Phase . . . . . . . . . . . . . . . . . . . . . 0.03 Deg.
- Supply Current (per Amplifier) . . . . . . . . . . . . . . . $7.5 m A$
- Crosstalk Rejection at 10MHz. . . . . . . . . . . . . . . . -60dB
- ESD Protection. . . . . . . . . . . . . . . . . . . . . . . . . . . . 2000V
- Guaranteed Specifications at $\pm 5 \mathrm{~V}$ Supplies


## Applications

- Video Gain Block
- Video Distribution Amplifier/RGB Amplifier
- Flash A/D Driver
- Current to Voltage Converter
- Radar and Imaging Systems
- Medical Imaging


## Description

The HA5023/883 is a dual version of the popular Intersil HA-5020/883 except that it does not have an enable function. It features wide bandwidth and high slew rate, and is optimized for video applications and gains between 1 and 10. It is a current feedback amplifier and thus yields less bandwidth degradation at high closed loop gains than voltage feedback amplifiers.

The low differential gain and phase, 0.1 dB gain flatness, and ability to drive two back terminated $75 \Omega$ cables, make this amplifier ideal for demanding video applications.

The current feedback design allows the user to take advantage of the amplifier's bandwidth dependency on the feedback resistor. By reducing $R_{F}$, the bandwidth can be increased to compensate for decreases at higher closed loop gains or heavy output loads.

## Ordering Information

| PART <br> NUMBER | TEMPERATURE <br> RANGE | PACKAGE |
| :---: | :---: | :--- |
| HA5023M $J / 883$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 Lead CerDIP |

## Pinout



| Absolute Maximum Ratings |  |
| :---: | :---: |
| Voltage Between V+ and V- | 36 V |
| Differential Input Voltage | 10V |
| Voltage at Either Input Terminal. | V+ to V- |
| Output Current | Fully Short Circuit Protected |
| Junction Temperature. | $+175^{\circ} \mathrm{C}$ |
| ESD Rating. | <2000V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering 10s). | $+300^{\circ} \mathrm{C}$ |

## Thermal Information

| Thermal Resistance CerDIP Package . | $\begin{gathered} \theta_{\mathrm{JA}} \\ 115^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ | $28^{\circ} \mathrm{C} / \mathrm{W}$ |
| :---: | :---: | :---: |
| Maximum Package Power Dissipation at $+75^{\circ} \mathrm{C}$ |  |  |
| CerDIP Package |  | W |
| Package Power Dissipation Derating Factor above $+75^{\circ} \mathrm{C}$ |  |  |
| CerDIP Package |  | $8.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## Operating Conditions

Operating Supply Voltage $\left( \pm \mathrm{V}_{\mathrm{S}}\right) \ldots . . . . . . . . . . . . . . . . \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V} \quad \mathrm{~V}_{\text {INCM }} \leq 1 / 2(\mathrm{~V}+-\mathrm{V}-)$
Operating Temperature Range. . ............ $-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C} \quad R_{L} \leq 50 \Omega \quad R_{F}=1 \mathrm{k} \Omega$
TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS
Device Tested at: $V_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, A_{V}=+1, R_{F}=1 \mathrm{k} \Omega, R_{\text {SOURCE }}=0 \Omega, R_{L}=400 \Omega$, $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$, Unless Otherwise Specified.

| PARAMETERS | SYMBOL | CONDITIONS | GROUP A SUBGROUPS | TEMPERATURE | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{10}$ | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ | 1 | $+25^{\circ} \mathrm{C}$ | -3 | 3 | mV |
|  |  |  | 2, 3 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | -5 | 5 | mV |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \Delta \mathrm{V}_{\mathrm{CM}}= \pm 2.5 \mathrm{~V} \\ & \mathrm{~V}+=2.5 \mathrm{~V}, \mathrm{~V}-=-7.5 \mathrm{~V} \\ & \mathrm{~V}+=7.5 \mathrm{~V}, \mathrm{~V}-=-2.5 \mathrm{~V} \end{aligned}$ | 1 | $+25^{\circ} \mathrm{C}$ | 53 | - | dB |
|  |  |  | 2 | $+125^{\circ} \mathrm{C}$ | 38 | - | dB |
|  |  | $\begin{aligned} & \Delta \mathrm{V}_{\mathrm{CM}}= \pm 2.25 \mathrm{~V} \\ & \mathrm{~V}+=2.75 \mathrm{~V}, \mathrm{~V}-=-7.25 \mathrm{~V} \\ & \mathrm{~V}+=7.25 \mathrm{~V}, \mathrm{~V}-=-2.75 \mathrm{~V} \end{aligned}$ | 3 | $-55^{\circ} \mathrm{C}$ | 38 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & \Delta \mathrm{V}_{\text {SUP }}= \pm 1.5 \mathrm{~V} \\ & \mathrm{~V}+=6.5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V} \\ & \mathrm{~V}+=3.5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V} \end{aligned}$ | 1 | $+25^{\circ} \mathrm{C}$ | 60 | - | dB |
|  |  |  | 2, 3 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | 55 | - | dB |
| Delta Input Offset Voltage <br> Between Channels | $\Delta \mathrm{V}_{1 \mathrm{O}}$ | $\mathrm{V}_{\mathrm{CM}}=0$ | 1 | $+25^{\circ} \mathrm{C}$ | - | 3.5 | mV |
|  |  |  | 2,3 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | - | 3.5 | mV |
| Non-Inverting Input (+IN) <br> Current | $\mathrm{I}_{\mathrm{BSP}}$ | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ | 1 | $+25^{\circ} \mathrm{C}$ | -8 | 8 | $\mu \mathrm{A}$ |
|  |  |  | 2, 3 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | -20 | 20 | $\mu \mathrm{A}$ |
| +IN Current Common Mode Sensitivity | CMS ${ }_{\text {IBP }}$ | $\begin{aligned} & \Delta \mathrm{V}_{\mathrm{CM}}= \pm 2.5 \mathrm{~V} \\ & \mathrm{~V}+=2.5 \mathrm{~V}, \mathrm{~V}-=-7.5 \mathrm{~V} \\ & \mathrm{~V}+=7.5 \mathrm{~V}, \mathrm{~V}-=-2.5 \mathrm{~V} \end{aligned}$ | 1 | $+25^{\circ} \mathrm{C}$ | - | 0.15 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  |  | 2 | $+125^{\circ} \mathrm{C}$ | - | 2.0 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | $\begin{aligned} & \Delta \mathrm{V}_{\mathrm{CM}}= \pm 2.25 \mathrm{~V} \\ & \mathrm{~V}+=2.75 \mathrm{~V}, \mathrm{~V}-=-7.25 \mathrm{~V} \\ & \mathrm{~V}+=7.25 \mathrm{~V}, \mathrm{~V}-=-2.75 \mathrm{~V} \end{aligned}$ | 3 | $-55^{\circ} \mathrm{C}$ | - | 2.0 | $\mu \mathrm{A} / \mathrm{V}$ |
| $\Delta$ Inverting Input (-IN) Current Between Channels | $\Delta \mathrm{I}_{\mathrm{BSN}}$ | $\mathrm{V}_{\mathrm{CM}}=0$ | 1 | $+25^{\circ} \mathrm{C}$ | -15 | 15 | $\mu \mathrm{A}$ |
|  |  |  | 2, 3 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | -30 | 30 | $\mu \mathrm{A}$ |
| Inverting Input (-IN) Current | $\mathrm{I}_{\mathrm{BSN}}$ | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ | 1 | $+25^{\circ} \mathrm{C}$ | -12 | 12 | $\mu \mathrm{A}$ |
|  |  |  | 2, 3 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | -30 | 30 | $\mu \mathrm{A}$ |
| -IN Current Common Mode Sensitivity | CMS ${ }_{\text {IBN }}$ | $\begin{aligned} & \Delta \mathrm{V}_{\mathrm{CM}}= \pm 2.5 \mathrm{~V} \\ & \mathrm{~V}+=2.5 \mathrm{~V}, \mathrm{~V}-=-7.5 \mathrm{~V} \\ & \mathrm{~V}+=7.5 \mathrm{~V}, \mathrm{~V}-=-2.5 \mathrm{~V} \end{aligned}$ | 1 | $+25^{\circ} \mathrm{C}$ | - | 0.4 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  |  | 2 | $+125^{\circ} \mathrm{C}$ | - | 5 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | $\begin{aligned} & \Delta \mathrm{V}_{\mathrm{CM}}= \pm 2.25 \mathrm{~V} \\ & \mathrm{~V}+=2.75 \mathrm{~V}, \mathrm{~V}-=-7.25 \mathrm{~V} \\ & \mathrm{~V}+=7.25 \mathrm{~V}, \mathrm{~V}-=-2.75 \mathrm{~V} \end{aligned}$ | 3 | $-55^{\circ} \mathrm{C}$ | - | 5 | $\mu \mathrm{A} / \mathrm{V}$ |

TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)
Device Tested at: $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, A_{V}=+1, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\text {SOURCE }}=0 \Omega, \mathrm{R}_{\mathrm{L}}=400 \Omega, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$, Unless Otherwise Specified.

| PARAMETERS | SYMBOL | CONDITIONS | GROUP A SUBGROUPS | TEMPERATURE | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | MAX |  |
| -IN Current Power Supply Sensitivity | $\mathrm{PSS}_{\text {IBN }}$ | $\begin{aligned} & \Delta \mathrm{V}_{\text {SUP }}= \pm 1.5 \mathrm{~V} \\ & \mathrm{~V}+=6.5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V} \\ & \mathrm{~V}+=3.5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V} \end{aligned}$ | 1 | $+25^{\circ} \mathrm{C}$ | - | 0.2 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  |  | 2, 3 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | - | 0.5 | $\mu \mathrm{A} / \mathrm{V}$ |
| +IN Current Power Supply Sensitivity | PSS ${ }_{\text {IBP }}$ | $\begin{aligned} & \Delta V_{\text {SUP }}= \pm 1.5 \mathrm{~V} \\ & \mathrm{~V}+=6.5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V} \\ & \mathrm{~V}+=3.5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V} \end{aligned}$ | 1 | $+25^{\circ} \mathrm{C}$ | - | 0.1 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  |  | 2, 3 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | - | 0.3 | $\mu \mathrm{A} / \mathrm{V}$ |
| Output Voltage Swing | $\mathrm{V}_{\mathrm{OP}}$ | $\begin{array}{ll} A_{V}=+1 \\ R_{L}=150 \Omega & V_{\text {IN }}=-3 V \\ V_{\text {IN }}=-3 V \end{array}$ | 1 | $+25^{\circ} \mathrm{C}$ | 2.5 | - | V |
|  |  |  | 2, 3 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | 2.5 | - | V |
|  | $\mathrm{V}_{\mathrm{ON}}$ | $\begin{array}{ll} \mathrm{A}_{\mathrm{V}}=+1 \\ \mathrm{R}_{\mathrm{L}}=150 \Omega & \frac{\mathrm{~V}_{\mathrm{IN}}=+3 \mathrm{~V}}{\mathrm{~V}_{\mathrm{IN}}=+3 \mathrm{~V}} \end{array}$ | 1 | $+25^{\circ} \mathrm{C}$ | - | -2.5 | V |
|  |  |  | 2, 3 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | - | -2.5 | V |
| Short Circuit Output Current | ${ }^{+} \mathrm{l}$ S | $\begin{aligned} & \mathrm{V}_{\text {IN }}= \pm 2.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \end{aligned}$ | 1 | $+25^{\circ} \mathrm{C}$ | 50 | - | mA |
|  |  |  | 2, 3 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | 50 | - | mA |
|  | ${ }^{-1} \mathrm{sc}$ | $\begin{aligned} & \mathrm{V}_{\text {IN }}= \pm 2.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \end{aligned}$ | 1 | $+25^{\circ} \mathrm{C}$ | - | -40 | mA |
|  |  |  | 2, 3 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | - | -40 | mA |
| Output Current | ${ }^{+}$OUT | Note 1 | 1 | $+25^{\circ} \mathrm{C}$ | 20 | - | mA |
|  |  |  | 2, 3 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | 16.6 | - | mA |
|  | - ${ }_{\text {OUT }}$ | Note 1 | 1 | $+25^{\circ} \mathrm{C}$ | - | -20 | mA |
|  |  |  | 2, 3 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | - | -16.6 | mA |
| Quiescent Power Supply Current | $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{R}_{\mathrm{L}}=400 \Omega$ | 1 | $+25^{\circ} \mathrm{C}$ | - | 10 | mA/Op Amp |
|  |  |  | 2, 3 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | - | 10 | mA/Op Amp |
|  | $\mathrm{I}_{\text {EE }}$ | $\mathrm{R}_{\mathrm{L}}=400 \Omega$ | 1 | $+25^{\circ} \mathrm{C}$ | -10 | - | mA/Op Amp |
|  |  |  | 2, 3 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | -10 | - | mA/Op Amp |
| Transimpedance | +A ${ }_{\text {ZOL1 }}$ | $\begin{aligned} & R_{\mathrm{L}}=400 \Omega \\ & \mathrm{~V}_{\text {OUT }}= \pm 2.5 \mathrm{~V} \end{aligned}$ | 1 | $+25^{\circ} \mathrm{C}$ | 1 | - | $\mathrm{M} \Omega$ |
|  |  |  | 2, 3 | $+125^{\circ} \mathrm{C}$ | 0.5 | - | $\mathrm{M} \Omega$ |
|  |  | $\mathrm{V}_{\text {OUT }}= \pm 2.25 \mathrm{~V}$ | 3 | $-55^{\circ} \mathrm{C}$ | 0.5 | - | $\mathrm{M} \Omega$ |
|  | - $\mathrm{AzOL}^{1}$ | $\begin{aligned} & R_{\mathrm{L}}=400 \Omega \\ & \mathrm{~V}_{\text {OUT }}= \pm 2.5 \mathrm{~V} \end{aligned}$ | 1 | $+25^{\circ} \mathrm{C}$ | 1 | - | $\mathrm{M} \Omega$ |
|  |  |  | 2, 3 | $+125^{\circ} \mathrm{C}$ | 0.5 | - | $\mathrm{M} \Omega$ |
|  |  | $\mathrm{V}_{\text {OUT }}= \pm 2.25 \mathrm{~V}$ | 3 | $-55^{\circ} \mathrm{C}$ | 0.5 | - | $\mathrm{M} \Omega$ |

NOTE:

1. Guaranteed from $\mathrm{V}_{\text {OUT }}$ Test with $\mathrm{R}_{\mathrm{L}}=150 \Omega$, by: $\mathrm{I}_{\text {OUT }}=\mathrm{V}_{\text {OUT }} / 150 \Omega$.

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS
Table 2 Intentionally Left Blank.

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS
Device Characterized at: $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, A_{V}=+2, R_{F}=681 \Omega, R_{L}=400 \Omega$, Unless Otherwise Specified.

| PARAMETERS | SYMBOL | CONDITIONS | NOTES | TEMPERATURE | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | MAX |  |
| -3dB Bandwidth | BW(+1) | $\begin{aligned} & \hline A_{V}=+1, R_{F}=1 \mathrm{~K} \\ & V_{\text {OUT }}=100 \mathrm{mV}_{\text {RMS }} \end{aligned}$ | 1 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | 62 | - | MHz |
|  | BW(+2) | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+2, \\ & \mathrm{~V}_{\text {OUT }}=100 \mathrm{mV} \\ & \text { RMS } \end{aligned}$ | 1 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | 62 | - | MHz |
| Gain Flatness | GF5 | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+2, \mathrm{f} \leq 5 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{OUT}}=100 \mathrm{mV} \mathrm{~V}_{\mathrm{RMS}} \end{aligned}$ | 1 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | - | $\pm 0.045$ | dB |
|  | GF10 | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+2, \mathrm{f} \leq 10 \mathrm{MHz} \\ & \mathrm{~V}_{\text {OUT }}=100 \mathrm{mV} \mathrm{~V}_{\text {RMS }} \end{aligned}$ | 1 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | - | $\pm 0.085$ | dB |
|  | GF20 | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+2, \mathrm{f} \leq 20 \mathrm{MHz} \\ & \mathrm{~V}_{\text {OUT }}=100 \mathrm{mV}_{\text {RMS }} \end{aligned}$ | 1 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | - | $\pm 0.65$ | dB |
| Slew Rate | +SR(+1) | $\begin{aligned} & A_{V}=+1, R_{F}=1 \mathrm{~K} \\ & V_{\text {OUT }}=-2 V \text { to }+2 V \end{aligned}$ | 1, 4 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | 250 | - | V/us |
|  | -SR(+1) | $\begin{aligned} & A_{V}=+1, R_{F}=1 \mathrm{~K} \\ & V_{\text {OUT }}=+2 \mathrm{~V} \text { to }-2 \mathrm{~V} \end{aligned}$ | 1, 4 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | 240 | - | V/us |
|  | +SR(+2) | $A_{V}=+2, V_{\text {OUT }}=-2 \mathrm{~V}$ to +2 V | 1, 4 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | 400 | - | V/us |
|  | -SR(+2) | $\mathrm{A}_{\mathrm{V}}=+2, \mathrm{~V}_{\text {OUT }}=+2 \mathrm{~V}$ to -2 V | 1, 4 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | 360 | - | V/us |
| Rise and Fall Time | $\mathrm{T}_{\mathrm{R}}$ | $\mathrm{A}_{\mathrm{V}}=+2, \mathrm{~V}_{\text {OUT }}=-0.5 \mathrm{~V}$ to +0.5 V | 1,2 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | - | 6.5 | ns |
|  | $\mathrm{T}_{\mathrm{F}}$ | $\mathrm{A}_{\mathrm{V}}=+2, \mathrm{~V}_{\text {OUT }}=+0.5 \mathrm{~V}$ to -0.5 V | 1, 2 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | - | 6.5 | ns |
| Overshoot | +OS | $\mathrm{A}_{\mathrm{V}}=+2, \mathrm{~V}_{\text {OUT }}=-0.5 \mathrm{~V}$ to +0.5 V | 1, 3 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | - | 35 | \% |
|  | -OS | $\mathrm{A}_{\mathrm{V}}=+2, \mathrm{~V}_{\text {OUT }}=+0.5 \mathrm{~V}$ to -0.5 V | 1, 3 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | - | 27 | \% |
| Propagation Delay | ${ }^{+} \mathrm{T}_{\mathrm{P}}$ | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+2, \mathrm{R}_{\mathrm{F}}=681 \Omega \\ & \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \text { to } 1 \mathrm{~V} \end{aligned}$ | 1,2 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | - | 9.5 | ns |
|  | $-T_{P}$ | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+2, \mathrm{R}_{\mathrm{F}}=681 \Omega \\ & \mathrm{~V}_{\text {OUT }}=1 \mathrm{~V} \text { to } \mathrm{OV} \end{aligned}$ | 1, 2 | $+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}$ | - | 9.0 | ns |

## NOTES:

1. Parameters listed in Table 3 are controlled via design or process parameters and are not directly tested at final production. These parameters are lab characterized upon initial design release, or upon design changes. These parameters are guaranteed by characterization based upon data from multiple production runs which reflect lot-to-lot and within lot variation.
2. Measured between $10 \%$ and $90 \%$ points.
3. For 200ps input transition times. Overshoot decreases as input transition times increase, especially for $A_{V}=+1$. Please refer to Performance Curves.
4. Measured between $25 \%$ and $75 \%$ points.

TABLE 4. ELECTRICAL TEST REQUIREMENTS

| MIL-STD-883 TEST REQUIREMENTS | SUBGROUPS (SEE TABLE 1) |
| :--- | :---: |
| Interim Electrical Parameters (Pre Burn-In) | 1 |
| Final Electrical Test Parameters | 1 (Note 1), 2, 3, 4 |
| Group A Test Requirements | $1,2,3,4$ |
| Groups C and D Endpoints | 1 |

NOTE:

1. PDA applies to Subgroup 1 only.

Test Circuits and Waveforms


FIGURE 1. TEST CIRCUIT (Applies to Table 1)


FIGURE 2. TEST CIRCUIT FOR TRANSIMPEDANCE MEASUREMENTS


FIGURE 3. SMALL SIGNAL PULSE RESPONSE CIRCUIT


FIGURE 5. SMALL SIGNAL RESPONSE Vertical Scale: $\mathrm{V}_{\mathrm{IN}}=100 \mathrm{mV} /$ Div., $\mathrm{V}_{\mathrm{OUT}}=100 \mathrm{mV} /$ Div. Horizontal Scale: 20ns/Div.


FIGURE 4. LARGE SIGNAL PULSE RESPONSE CIRCUIT


FIGURE 6. LARGE SIGNAL RESPONSE
Vertical Scale: $\mathrm{V}_{\mathrm{IN}}=1 \mathrm{~V} /$ Div., $\mathrm{V}_{\mathrm{OUT}}=1 \mathrm{~V} /$ Div.
Horizontal Scale: 50ns/Div.

## Burn-In Circuit



NOTES:
$\mathrm{R} 1=\mathrm{R} 2=\mathrm{R} 4=\mathrm{R} 5=1 \mathrm{k} \Omega, \pm 5 \%$ (Per Socket)
R3 $=$ R6 $=10 \mathrm{k} \Omega, \pm 5 \%$ (Per Socket)
$\mathrm{C} 1=\mathrm{C} 2=0.01 \mu \mathrm{~F}$ (Per Socket) or $0.1 \mu \mathrm{~F}$ (Per Row) Minimum
D1 = D2 $=1$ N4002 or Equivalent (Per Board)
D3 $=$ D4 $=1$ N4002 or Equivalent (Per Socket)
$\mathrm{V}+=+5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$
$\mathrm{V}-=-5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$

## Die Characteristics

## DIE DIMENSIONS:

$65 \times 100 \times 19$ mils $\pm 1$ mils
$1650 \times 2540 \times 483 \mu \mathrm{~m} \pm 25.4 \mu \mathrm{~m}$
METALLIZATION:
Type: Metal 1: AICu (1\%), Metal 2: $\mathrm{AICu}(1 \%)$
Thickness: Metal 1: $8 \mathrm{k} \AA \pm 0.4 \mathrm{k} \AA$, Metal 2: $16 \mathrm{k} \AA \pm 0.8 \mathrm{k} \AA$
WORST CASE CURRENT DENSITY:
$1.9 \times 10^{5} \mathrm{~A} / \mathrm{cm}^{2}$ at 15 mA
SUBSTRATE POTENTIAL (Powered Up): V-
GLASSIVATION:
Type: Nitride
Thickness: $4 \mathrm{k} \AA \pm 0.4 \mathrm{k} \AA$
TRANSISTOR COUNT: 124
PROCESS: Bipolar Dielectric Isolation
Metallization Mask Layout


## Ceramic Dual-In-Line Frit Seal Packages (CerDIP)



## NOTES:

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
2. The maximum limits of lead dimensions $b$ and $c$ or $M$ shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
3. Dimensions b1 and c1 apply to lead base metal only. Dimension $M$ applies to lead plating and finish thickness.
4. Corner leads ( $1, N, N / 2$, and $N / 2+1$ ) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.

F8.3A MIL-STD-1835 GDIP1-T8 (D-4, CONFIGURATION A) 8 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | - | 0.200 | - | 5.08 | - |
| b | 0.014 | 0.026 | 0.36 | 0.66 | 2 |
| b1 | 0.014 | 0.023 | 0.36 | 0.58 | 3 |
| b2 | 0.045 | 0.065 | 1.14 | 1.65 | - |
| b3 | 0.023 | 0.045 | 0.58 | 1.14 | 4 |
| c | 0.008 | 0.018 | 0.20 | 0.46 | 2 |
| c1 | 0.008 | 0.015 | 0.20 | 0.38 | 3 |
| D | - | 0.405 | - | 10.29 | 5 |
| E | 0.220 | 0.310 | 5.59 | 7.87 | 5 |
| e | 0.1 | SC |  | BSC | - |
| eA | 0.3 | SC |  | BSC | - |
| eA/2 | 0.1 | SC |  | BSC | - |
| L | 0.125 | 0.200 | 3.18 | 5.08 | - |
| Q | 0.015 | 0.060 | 0.38 | 1.52 | 6 |
| S1 | 0.005 | - | 0.13 | - | 7 |
| $\alpha$ | $90^{\circ}$ | $105^{\circ}$ | $90^{\circ}$ | $105^{\circ}$ | - |
| aaa | - | 0.015 | - | 0.38 | - |
| bbb | - | 0.030 | - | 0.76 | - |
| CCC | - | 0.010 | - | 0.25 | - |
| M | - | 0.0015 | - | 0.038 | 2, 3 |
| N | 8 |  | 8 |  | 8 |

Rev. 0 4/94
5. This dimension allows for off-center lid, meniscus, and glass overrun.
6. Dimension $Q$ shall be measured from the seating plane to the base plane.
7. Measure dimension S1 at all four corners.
8. N is the maximum number of terminal positions.
9. Dimensioning and tolerancing per ANSI Y14.5M-1982.
10. Controlling dimension: INCH.

## DESIGN INFORMATION

The information contained in this section has been developed through characterization by Intersil Corporation and is for use as application and design information only. No guarantee is implied.
Typical Performance Curves $\mathrm{V}_{\text {Supply }}= \pm 5 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=+1, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=400 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified.


FIGURE 1. NON-INVERTING FREQENCY RESPONSE


FIGURE 3. PHASE RESPONSE AS A FUNCTION OF FREQUENCY


FIGURE 2. INVERTING FREQUENCY RESPONSE


FIGURE 4. BANDWIDTH AND GAIN PEAKING vs FEEDBACK RESISTANCE

## DESIGN INFORMATION (Continued)

The information contained in this section has been developed through characterization by Intersil Corporation and is for use as application and design information only. No guarantee is implied.

Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=+1, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=400 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified.
(Continued)


FIGURE 5. BANDWIDTH AND GAIN PEAKING vs FEEDBACK RESISTANCE


FIGURE 7. BANDWIDTH vs FEEDBACK RESISTANCE


FIGURE 6. BANDWIDTH AND GAIN PEAKING vs LOAD RESISTANCE


FIGURE 8. SMALL SIGNAL OVERSHOOT vs LOAD RESISTANCE

## DESIGN INFORMATION (Continued)

The information contained in this section has been developed through characterization by Intersil Corporation and is for use as application and design information only. No guarantee is implied.

Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=+1, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=400 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified. (Continued)


FIGURE 9. DIFFERENTIAL GAIN vs SUPPLY VOLTAGE


FIGURE 11. DISTORTION vs FREQUENCY


FIGURE 13. PROPAGATION DELAY vs TEMPERATURE


FIGURE 10. DIFFERENTIAL PHASE vs SUPPLY VOLTAGE


FIGURE 12. REJECTION RATIOS vs FREQUENCY


FIGURE 14. PROPAGATION DELAY vs SUPPLY VOLTAGE

## DESIGN INFORMATION (Continued)

The information contained in this section has been developed through characterization by Intersil Corporation and is for use as application and design information only. No guarantee is implied.

Typical Performance Curves $\mathrm{V}_{\text {Supply }}= \pm 5 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=+11, \mathrm{R}_{F}=1 \mathrm{~K} \Omega, \mathrm{R}_{\mathrm{L}}=400 \Omega \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified. (Continued)


FIGURE 15. SLEW RATE vs TEMPERATURE


FIGURE 17. INVERTING GAIN FLATNESS vs FREQUENCY


FIGURE 19. INPUT OFFSET VOLTAGE vs TEMPERATURE


FIGURE 16. NON-INVERTING GAIN FLATNESS vs FREQUENCY


FIGURE 18. INPUT NOISE CHARACTERISTICS


FIGURE 20. +INPUT BIAS CURRENT vs TEMPERATURE

## DESIGN INFORMATION (Continued)

The information contained in this section has been developed through characterization by Intersil Corporation and is for use as application and design information only. No guarantee is implied.

Typical Performance Curves $\mathrm{V}_{\text {Supply }}= \pm 5 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=+1, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=400 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified. (Continued)


FIGURE 21. -INPUT BIAS CURRENT vs TEMPERATURE


FIGURE 23. SUPPLY CURRENT vs SUPPLY VOLTAGE


FIGURE 25. SUPPLY CURRENT vs DISABLE INPUT VOLTAGE


FIGURE 22. TRANSIMPEDANCE vs TEMPERATURE


FIGURE 24. REJECTION RATIO vs TEMPERATURE


FIGURE 26. OUTPUT SWING vs TEMPERATURE

Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=+1, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=400 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified. (Continued)


FIGURE 27. OUTPUT SWING vs LOAD RESISTANCE


FIGURE 29. INPUT BIAS CURRENT CHANGE BETWEEN CHANNELS vs TEMPERATURE


FIGURE 28. INPUT OFFSET VOLTAGE CHANGE BETWEEN CHANNELS vs TEMPERATURE


FIGURE 30. CHANNEL SEPARATION vs FREQUENCY


FIGURE 31. DISABLE FEEDTHROUGH vs FREQUENCY


FIGURE 33. TRANSIMPEDENCE vs FREQUENCY


FIGURE 32. TRANSIMPEDANCE vs FREQUENCY

## DESIGN INFORMATION (Continued)

The information contained in this section has been developed through characterization by Intersil Corporation and is for use as application and design information only. No guarantee is implied.

## Application Information

## Optimum Feedback Resistor

The plots of inverting and non-inverting frequency response, see Figure 1 and Figure 2 in the typical performance section, illustrate the performance of the HA5023 in various closed loop gain configurations. Although the bandwidth dependency on closed loop gain isn't as severe as that of a voltage feedback amplifier, there can be an appreciable decrease in bandwidth at higher gains. This decrease may be minimized by taking advantage of the current feedback amplifier's unique relationship between bandwidth and $\mathrm{R}_{\mathrm{F}}$. All current feedback amplifiers require a feedback resistor, even for unity gain applications, and $R_{F}$, in conjunction with the internal compensation capacitor, sets the dominant pole of the frequency response. Thus, the amplifier's bandwidth is inversely proportional to $R_{F}$. The HA5023 design is optimized for a $1000 \Omega R_{F}$ at a gain of +1 . Decreasing $R_{F}$ in a unity gain application decreases stability, resulting in excessive peaking and overshoot. At higher gains the amplifier is more stable, so $R_{F}$ can be decreased in a trade-off of stability for bandwidth.

The table below lists recommended $R_{F}$ values for various gains, and the expected bandwidth.

| GAIN <br> $\left(\mathbf{A}_{\mathbf{C L}}\right)$ | $\mathbf{R}_{\mathbf{F}}(\Omega)$ | BANDWIDTH <br> $\mathbf{( M H z )}$ |
| :---: | :---: | :---: |
| -1 | 750 | 100 |
| +1 | 1000 | 125 |
| +2 | 681 | 95 |
| +5 | 1000 | 52 |
| +10 | 383 | 65 |
| -10 | 750 | 22 |

## PC Board Layout

The frequency response of this amplifier depends greatly on the amount of care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended. If leaded components are used the leads must be kept short especially for the power supply decoupling components and those components connected to the inverting input.

Attention must be given to decoupling the power supplies. A large value ( $10 \mu \mathrm{~F}$ ) tantalum or electrolytic capacitor in parallel with a small value $(0.1 \mu \mathrm{~F})$ chip capacitor works well in most cases.

A ground plane is strongly recommended to control noise. Care must also be taken to minimize the capacitance to ground seen by the amplifier's inverting input (-IN). The larger this capacitance, the worse the gain peaking, resulting in pulse overshoot and possible instability. It is recom-
mended that the ground plane be removed under traces connected to -IN, and that connections to -IN be kept as short as possible to minimize the capacitance from this node to ground.

## Driving Capacitive Loads

Capacitive loads will degrade the amplifier's phase margin resulting in frequency response peaking and possible oscillations. In most cases the oscillation can be avoided by placing an isolation resistor $(R)$ in series with the output as shown in Figure 34.


FIGURE 34. PLACEMENT OF THE OUTPUT ISOLATION RESISTOR, R

The selection criteria for the isolation resistor is highly dependent on the load, but $27 \Omega$ has been determined to be a good starting value.

## Power Dissipation Considerations

Due to the high supply current inherent in dual amplifiers, care must be taken to insure that the maximum junction temperature ( $T_{\mathrm{J}}$, see Absolute Maximum Ratings) is not exceeded. Figure 35 shows the maximum ambient temperature versus supply voltage for the available package styles. It is recommended that thermal calculations, which take into account output power, be performed by the designer.


FIGURE 35. MAXIMUM OPERATING AMBIENT TEMPERATURE vs SUPPLY VOLTAGE

## DESIGN INFORMATION (Continued)

The information contained in this section has been developed through characterization by Intersil Corporation and is for use as application and design information only. No guarantee is implied.

Electrical Specifications $\quad \mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{A}_{\mathrm{V}}=+1, \mathrm{R}_{\mathrm{L}}=400 \Omega, \mathrm{C}_{\mathrm{L}} \leq 10 \mathrm{pF}$, Unless Otherwise Specified

| PARAMETER | (NOTE 16) TEST LEVEL | TEMPERATURE | HA5023I |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |
| Input Offset Voltage ( $\mathrm{V}_{10}$ ) | A | $+25^{\circ} \mathrm{C}$ | - | 0.8 | 3 | mV |
|  | A | Full | - | - | 5 | mV |
| Delta $\mathrm{V}_{10}$ Between Channels | A | Full | - | 1.2 | 3.5 | mV |
| Average Input Offset Voltage Drift | B | Full | - | 5 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{10}$ Common Mode Rejection Ratio (Note 3) | A | $+25^{\circ} \mathrm{C}$ | 53 | - | - | dB |
|  | A | Full | 50 | - | - | dB |
| $\mathrm{V}_{10}$ Power Supply Rejection Ratio (Note 4) | A | $+25^{\circ} \mathrm{C}$ | 60 | - | - | dB |
|  | A | Full | 55 | - | - | dB |
| Input Common Mode Range (Note 3) | A | Full | $\pm 2.5$ | - | - | V |
| Non-Inverting Input (+IN) Current | A | $+25^{\circ} \mathrm{C}$ | - | 3 | 8 | $\mu \mathrm{A}$ |
|  | A | Full | - | - | 20 | $\mu \mathrm{A}$ |
| +IN Common Mode Rejection (Note 3)$\left(+\mathrm{I}_{\mathrm{BCMR}}=\frac{1}{+\mathrm{R}_{\mathrm{IN}}}\right)$ | A | $+25^{\circ} \mathrm{C}$ | - | - | 0.15 | $\mu \mathrm{A} / \mathrm{V}$ |
|  | A | Full | - | - | 0.5 | $\mu \mathrm{A} / \mathrm{V}$ |
| +IN Power Supply Rejection (Note 4) | A | $+25^{\circ} \mathrm{C}$ | - | - | 0.1 | $\mu \mathrm{A} / \mathrm{V}$ |
|  | A | Full | - | - | 0.3 | $\mu \mathrm{A} / \mathrm{V}$ |
| Inverting Input (-IN) Current | A | $+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$ | - | 4 | 12 | $\mu \mathrm{A}$ |
|  | A | $-40^{\circ} \mathrm{C}$ | - | 10 | 30 | $\mu \mathrm{A}$ |
| Delta - IN BIAS Current Between Channels | A | $+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}$ | - | 6 | 15 | $\mu \mathrm{A}$ |
|  | A | $-40^{\circ} \mathrm{C}$ | - | 10 | 30 | $\mu \mathrm{A}$ |
| -IN Common Mode Rejection (Note 3) | A | $+25^{\circ} \mathrm{C}$ | - | - | 0.4 | $\mu \mathrm{A} / \mathrm{V}$ |
|  | A | Full | - | - | 1.0 | $\mu \mathrm{A} / \mathrm{V}$ |
| -IN Power Supply Rejection (Note 4) | A | $+25^{\circ} \mathrm{C}$ | - | - | 0.2 | $\mu \mathrm{A} / \mathrm{V}$ |
|  | A | Full | - | - | 0.5 | $\mu \mathrm{A} / \mathrm{V}$ |
| Input Noise Voltage ( $\mathrm{f}=1 \mathrm{kHz}$ ) | B | $+25^{\circ} \mathrm{C}$ | - | 4.5 | - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| +Input Noise Current ( $\mathrm{f}=1 \mathrm{kHz}$ ) | B | $+25^{\circ} \mathrm{C}$ | - | 2.5 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| -Input Noise Current ( $\mathrm{f}=1 \mathrm{kHz}$ ) | B | $+25^{\circ} \mathrm{C}$ | - | 25.0 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |  |
| Transimpedence (Note 14) | A | $+25^{\circ} \mathrm{C}$ | 1.0 | - | - | $\mathrm{M} \Omega$ |
|  | A | Full | 0.85 | - | - | $\mathrm{M} \Omega$ |
| Open Loop DC Voltage Gain, $\mathrm{R}_{\mathrm{L}}=400 \Omega, \mathrm{~V}_{\text {OUT }}= \pm 2.5 \mathrm{~V}$ | A | $+25^{\circ} \mathrm{C}$ | 70 | - | - | dB |
|  | A | Full | 65 | - | - | dB |
| Open Loop DC Voltage Gain, $\mathrm{R}_{\mathrm{L}}=100 \Omega$, $\mathrm{V}_{\text {OUT }}= \pm 2.5 \mathrm{~V}$ | A | $+25^{\circ} \mathrm{C}$ | 50 | - | - | dB |
|  | A | Full | 45 | - | - | dB |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |

## DESIGN INFORMATION (Continued)

The information contained in this section has been developed through characterization by Intersil Corporation and is for use as application and design information only. No guarantee is implied.

Electrical Specifications $V+=+5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{A}_{\mathrm{V}}=+1, \mathrm{R}_{\mathrm{L}}=400 \Omega, \mathrm{C}_{\mathrm{L}} \leq 10 \mathrm{pF}$, Unless Otherwise Specified (Contin-

| PARAMETER | (NOTE 16) TEST LEVEL | TEMPERATURE | HA5023I |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| Output Voltage Swing (Note 13) | A | $+25^{\circ} \mathrm{C}$ | $\pm 2.5$ | $\pm 3.0$ | - | V |
|  | A | Full | $\pm 2.5$ | $\pm 3.0$ | - | V |
| Output Current (Note 13) | B | Full | $\pm 16.6$ | $\pm 20.0$ | - | mA |
| Output Current (Short Circuit, Note 10) | A | Full | $\pm 40$ | $\pm 60$ | - | mA |
| POWER SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Supply Voltage Range | A | $+25^{\circ} \mathrm{C}$ | 5 | - | 15 | V |
| Quiescent Supply Current | A | Full | - | 7.5 | 10 | $\begin{gathered} \mathrm{mA} / \mathrm{Op} \\ \mathrm{Amp} \end{gathered}$ |
| AC CHARACTERISTICS ( $\mathrm{A}_{\mathrm{V}}=+1$ ) |  |  |  |  |  |  |
| Slew Rate (Note 5) | B | $+25^{\circ} \mathrm{C}$ | 275 | 350 | - | V/us |
| Full Power Bandwidth (Note 6) | B | $+25^{\circ} \mathrm{C}$ | 22 | 28 | - | MHz |
| Rise Time (Note 7) | B | $+25^{\circ} \mathrm{C}$ | - | 6 | - | ns |
| Fall Time (Note 7) | B | $+25^{\circ} \mathrm{C}$ | - | 6 | - | ns |
| Propagation Delay (Note 7) | B | $+25^{\circ} \mathrm{C}$ | - | 6 | - | ns |
| Overshoot | B | $+25^{\circ} \mathrm{C}$ | - | 4.5 | - | \% |
| -3dB Bandwidth (Note 8) | B | $+25^{\circ} \mathrm{C}$ | - | 125 | - | MHz |
| Settling Time to 1\%, 2V Output Step | B | $+25^{\circ} \mathrm{C}$ | - | 50 | - | ns |
| Settling Time to 0.25\%, 2V Output Step | B | $+25^{\circ} \mathrm{C}$ | - | 75 | - | ns |
| AC CHARACTERISTICS ( $\mathrm{A}_{\mathrm{V}}=+2, \mathrm{R}_{\mathrm{F}}=681 \Omega$ ) |  |  |  |  |  |  |
| Slew Rate (Note 5) | B | $+25^{\circ} \mathrm{C}$ | - | 475 | - | V/ $\mu \mathrm{s}$ |
| Full Power Bandwidth (Note 6) | B | $+25^{\circ} \mathrm{C}$ | - | 26 | - | MHz |
| Rise Time (Note 7) | B | $+25^{\circ} \mathrm{C}$ | - | 6 | - | ns |
| Fall Time (Note 7) | B | $+25^{\circ} \mathrm{C}$ | - | 6 | - | ns |
| Propagation Delay (Note 7) | B | $+25^{\circ} \mathrm{C}$ | - | 6 | - | ns |
| Overshoot | B | $+25^{\circ} \mathrm{C}$ | - | 12 | - | \% |
| -3dB Bandwidth (Note 8) | B | $+25^{\circ} \mathrm{C}$ | - | 95 | - | MHz |
| Settling Time to 1\%, 2V Output Step | B | $+25^{\circ} \mathrm{C}$ | - | 50 | - | ns |
| Settling Time to 0.25\%, 2V Output Step | B | $+25^{\circ} \mathrm{C}$ | - | 100 | - | ns |
| Gain Flatness $\quad \frac{5 \mathrm{MHz}}{}$ | B | $+25^{\circ} \mathrm{C}$ | - | 0.02 | - | dB |
|  | B | $+25^{\circ} \mathrm{C}$ | - | 0.07 | - | dB |
| AC CHARACTERISTICS ( $\mathrm{A}_{V}=+10, \mathrm{R}_{\mathrm{F}}=383 \Omega$ ) |  |  |  |  |  |  |
| Slew Rate (Note 5) | B | $+25^{\circ} \mathrm{C}$ | 350 | 475 | - | V/us |
| Full Power Bandwidth (Note 6) | B | $+25^{\circ} \mathrm{C}$ | 28 | 38 | - | MHz |
| Rise Time (Note 7) | B | $+25^{\circ} \mathrm{C}$ | - | 8 | - | ns |
| Fall Time (Note 7) | B | $+25^{\circ} \mathrm{C}$ | - | 9 | - | ns |
| Propagation Delay (Note 7) | B | $+25^{\circ} \mathrm{C}$ | - | 9 | - | ns |

Electrical Specifications $V+=+5 V, V-=-5 V, R_{F}=1 k \Omega, A_{V}=+1, R_{L}=400 \Omega, C_{L} \leq 10 p F$, Unless Otherwise Specified (Contin-

| PARAMETER | (NOTE 16) TEST LEVEL | TEMPERATURE | HA5023I |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| Overshoot | B | $+25^{\circ} \mathrm{C}$ | - | 1.8 | - | \% |
| -3dB Bandwidth (Note 8) | B | $+25^{\circ} \mathrm{C}$ | - | 65 | - | MHz |
| Settling Time to 1\%, 2V Output Step | B | $+25^{\circ} \mathrm{C}$ | - | 75 | - | ns |
| Settling Time to 0.1\%, 2V Output Step | B | $+25^{\circ} \mathrm{C}$ | - | 130 | - | ns |
| VIDEO CHARACTERISTICS |  |  |  |  |  |  |
| Differential Gain (Notes 11, 13) | B | $+25^{\circ} \mathrm{C}$ | - | 0.03 | - | \% |
| Differential Phase (Notes 11, 13) | B | $+25^{\circ} \mathrm{C}$ | - | 0.03 | - | Degrees |

NOTES:

1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
2. Output is protected for short circuits to ground. Brief short circuits to ground will not degrade reliability, however, continuous (100\% duty cycle) output current should not exceed 15 mA for maximum reliability.
3. $\mathrm{V}_{\mathrm{CM}}= \pm 2.5 \mathrm{~V}$. At $-40^{\circ} \mathrm{C}$ Product is tested at $\mathrm{V}_{\mathrm{CM}}= \pm 2.25 \mathrm{~V}$ because Short Test Duration does not allow self heating.
4. $\pm 3.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 6.5 \mathrm{~V}$
5. $\mathrm{V}_{\text {OUT }}$ switches from -2 V to +2 V , or from +2 V to -2 V . Specification is from the $25 \%$ to $75 \%$ points.
6. FPBW $=\frac{\text { Slew Rate }}{2 \pi V_{\text {PEAK }}} ; V_{\text {PEAK }}=2 \mathrm{~V}$
7. $R_{L}=100 \Omega, V_{\text {OUT }}=1 \mathrm{~V}$. Measured from $10 \%$ to $90 \%$ points for rise/fall times; from $50 \%$ points of input and output for propagation delay.
8. $R_{L}=400 \Omega, V_{\text {OUT }}=100 \mathrm{mV}$.
9. A. Production Tested; B. Guaranteed Limit or Typical based on characterization; C. Design Typical for information only.
10. $\mathrm{V}_{\mathrm{IN}}= \pm 2.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$.
11. Measured with a VM700A video tester using an NTC-7 composite VITS.
12. Maximum power dissipation, including output load, must be designed to maintain junction temperature below $+175^{\circ} \mathrm{C}$ for die, and below $+150^{\circ} \mathrm{C}$ for plastic packages. See Applications Information section for safe operating area information.
13. $R_{L}=150 \Omega$.
14. $\mathrm{V}_{\text {OUT }}= \pm 2.5 \mathrm{~V}$. At $-40^{\circ} \mathrm{C}$ Product is tested at $\mathrm{V}_{\text {OUT }}= \pm 2.25 \mathrm{~V}$ because Short Test Duration does not allow self heating.
15. ESD protection is for human body model tested per MIL-STD - 883, Method 3015.7.
16. A. Production Tested; B. Guaranteed limit or Typical based on characterization; C. Design Typical for information only.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time withou notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

