

# HCTS245MS

# **Radiation Hardened** Octal Bus Transceiver, Three-State, Non-Inverting

September 1995

# Features


- 3 Micron Radiation Hardened CMOS SOS
- Total Dose 200K RAD (Si)
- SEP Effective LET No Upsets: >100 MEV-cm<sup>2</sup>/mg
- Single Event Upset (SEU) Immunity < 2 x 10<sup>-9</sup> Errors/ Bit-Day (Typ)
- Dose Rate Survivability: >1 x 10<sup>12</sup> RAD (Si)/s
- Dose Rate Upset >10<sup>10</sup> RAD (Si)/s 20ns Pulse
- Latch-Up Free Under Any Conditions
- Fanout (Over Temperature Range)
  - Bus Driver Outputs 15 LSTTL Loads
- Military Temperature Range: -55°C to +125°C
- Significant Power Reduction Compared to LSTTL ICs
- DC Operating Voltage Range: 4.5V to 5.5V
- LSTTL Input Compatibility
  - VIL = 0.8V Max
  - VIH = VCC/2 Min
- Input Current Levels Ii  $\leq$  5 $\mu$ A at VOL, VOH

# Description

The Intersil HCTS245MS is a Radiation Hardened Non-Inverting Octal Bidirectional Bus Transceiver, Three-State, intended for two-way asynchronous communication between data busses. The HCTS245MS allows data transmission from the A bus to the B bus or from the B bus to the A bus. The logic level at the direction input (DIR) determines the data direction. The output enable input (OE) puts the I/O port in the high-impedance state when high.

The HCTS245MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.

The HCTS245MS is supplied in a 20 lead Ceramic flatpack (K suffix) or a SBDIP Package (D suffix).




# Ordering Information

| PART NUMBER     | TEMPERATURE RANGE | SCREENING LEVEL             | PACKAGE                  |
|-----------------|-------------------|-----------------------------|--------------------------|
| HCTS245DMSR     | -55°C to +125°C   | Intersil Class S Equivalent | 20 Lead SBDIP            |
| HCTS245KMSR     | -55°C to +125°C   | Intersil Class S Equivalent | 20 Lead Ceramic Flatpack |
| HCTS245D/Sample | +25°C             | Sample                      | 20 Lead SBDIP            |
| HCTS245K/Sample | +25°C             | Sample                      | 20 Lead Ceramic Flatpack |
| HCTS245HMSR     | +25°C             | Die                         | Die                      |

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2002. All Rights Reserved 1

# Functional Diagram



## TRUTH TABLE

| CON <sup>-</sup><br>INP |     |                 |
|-------------------------|-----|-----------------|
| OE                      | DIR | OPERATION       |
| L                       | L   | B Data to A Bus |
| L                       | н   | A Data to B Bus |
| Н                       | Х   | Isolation       |

H = High Voltage Level, L = Low Voltage Level, X = Immaterial

To prevent excess currents in the High-Z (Isolation) modes, all I/O terminals should be terminated with 10k $\Omega$  to 1M $\Omega$  resistors.

## **Absolute Maximum Ratings**

## **Reliability Information**

| Supply Voltage (VCC)                             |
|--|
| Input Voltage Range, All Inputs0.5V to VCC +0.5V |
| DC Input Current, Any One Input±10mA             |
| DC Drain Current, Any One Output±25mA            |
| (All Voltage Reference to the VSS Terminal)      |
| Storage Temperature Range (TSTG)                 |
| Lead Temperature (Soldering 10sec)+265°C         |
| Junction Temperature (TJ) +175°C                 |
| ESD Classification Class 1                       |

| Thermal Resistance                               | θ <sub>JA</sub>         | θ <sub>JC</sub>       |
|--|-------------------------|-----------------------|
| SBDIP Package                                    | 72°C/W                  | 24°C/W                |
| Ceramic Flatpack Package                         | 107ºC/W                 | 28°C/W                |
| Maximum Package Power Dissipation at +12         | 5 <sup>0</sup> C Ambien | t                     |
| SBDIP Package                                    |                         | 0.69W                 |
| Ceramic Flatpack Package                         |                         | 0.47W                 |
| If device power exceeds package dissipation      | capability, pi          | rovide heat           |
| sinking or derate linearly at the following rate | :                       |                       |
| SBDIP Package                                    | 1                       | 3.9mW/ <sup>o</sup> C |
| Ceramic Flatpack Package                         |                         |                       |

CAUTION: As with all semiconductors, stress listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed under "Electrical Performance Characteristics" are the only conditions recommended for satisfactory device operation..

## **Operating Conditions**

| Supply Voltage (VCC)                           | +4.5V to +5.5V |
|--|----------------|
| Operating Temperature Range (T <sub>A</sub> )  | 55°C to +125°C |
| Input Rise and Fall Times at 4.5V VCC (TR, TF) | 500ns Max      |

Input Low Voltage (VIL)..... 0.0V to 0.8V Input High Voltage (VIH) .....VCC/2 to VCC

|                                       |        |   | GROUP            |                      | LIMITS      |      |       |
|---------------------------------------|--------|---|------------------|----------------------|-------------|------|-------|
| PARAMETER                             | SYMBOL | (NOTE 1)<br>CONDITIONS                              | A SUB-<br>GROUPS | TEMPERATURE          | MIN         | MAX  | UNITS |
| Quiescent Current                     | ICC    | VCC = 5.5V,<br>VIN = VCC or GND                     | 1                | +25°C                | -           | 40   | μΑ    |
|                                       |        |   | 2, 3             | +125°C, -55°C        | -           | 750  | μΑ    |
| Output Current<br>(Sink)              | IOL    | VCC = 4.5V, VIH = 4.5V,<br>VOUT = 0.4V, VIL = 0V    | 1                | +25°C                | 7.2         | -    | mA    |
|                                       |        | 0.40, 0.1 = 0.40, 0.1 = 0.00                        | 2, 3             | +125°C, -55°C        | 6.0         | -    | mA    |
| Output Current<br>(Source)            | IOH    | VCC = 4.5V, VIH = 4.5V,<br>VOUT = VCC -0.4V,        | 1                | +25°C                | -7.2        | -    | mA    |
| (Source)                              |        | VIL = 0V  | 2, 3             | +125°C, -55°C        | -6.0        | -    | mA    |
| Output Voltage Low                    | VOL    | VCC = 4.5V, VIH = 2.25V,<br>IOL = 50μA, VIL = 0.8V  | 1, 2, 3          | +25°C, +125°C, -55°C | -           | 0.1  | V     |
|                                       |        | VCC = 5.5V, VIH = 2.75V,<br>IOL = 50μA, VIL = 0.8V  | 1, 2, 3          | +25°C, +125°C, -55°C | -           | 0.1  | V     |
| Output Voltage High                   | VOH    | VCC = 4.5V, VIH = 2.25V,<br>IOH = -50μA, VIL = 0.8V | 1, 2, 3          | +25°C, +125°C, -55°C | VCC<br>-0.1 | -    | V     |
|                                       |        | VCC = 5.5V, VIH = 2.75V,<br>IOH = -50μA, VIL = 0.8V | 1, 2, 3          | +25°C, +125°C, -55°C | VCC<br>-0.1 | -    | V     |
| Input Leakage<br>Current              | IIN    | VCC = 5.5V, VIN = VCC or<br>GND                     | 1                | +25°C                | -           | ±0.5 | μΑ    |
| Current                               |        | GND   | 2, 3             | +125°C, -55°C        | -           | ±5.0 | μΑ    |
| Three-State Output<br>Leakage Current | IOZ    | VCC = 5.5V, Applied<br>Voltage = 0V or VCC          | 1                | +25°C                | -           | ±1   | μΑ    |
| Leakaye Guneni                        |        |   | 2, 3             | +125°C, -55°C        | -           | ±50  | μΑ    |
| Noise Immunity<br>Functional Test     | FN     | VCC = 4.5V, VIH = 2.25V,<br>VIL = 0.8V (Note 2)     | 7, 8A, 8B        | +25°C, +125°C, -55°C | -           | -    | -     |

## TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

NOTES:

1. All voltages reference to device GND.

2. For functional tests VO  $\ge$  4.0V is recognized as a logic "1", and VO  $\le$  0.5V is recognized as a logic "0".

|                   |        |                            | GROUP            |               | LIN | NITS |       |
|-------------------|--------|----------------------------|------------------|---------------|-----|------|-------|
| PARAMETER         | SYMBOL | (NOTES 1, 2)<br>CONDITIONS | A SUB-<br>GROUPS | TEMPERATURE   | MIN | MAX  | UNITS |
| Propagation Delay | TPLH   | VCC = 4.5V                 | 9                | +25°C         | 2   | 18   | ns    |
| Data to Output    |        |                            | 10, 11           | +125°C, -55°C | 2   | 21   | ns    |
|                   | TPHL   | VCC = 4.5V                 | 9                | +25°C         | 2   | 21   | ns    |
|                   |        |                            | 10, 11           | +125°C, -55°C | 2   | 24   | ns    |
| Enable to Output  | TPZL   | VCC = 4.5V                 | 9                | +25°C         | 2   | 28   | ns    |
|                   |        |                            | 10, 11           | +125°C, -55°C | 2   | 33   | ns    |
|                   | TPZH   | VCC = 4.5V                 | 9                | +25°C         | 2   | 26   | ns    |
|                   |        |                            | 10, 11           | +125°C, -55°C | 2   | 31   | ns    |
| Disable to Output | TPLZ   | VCC = 4.5V                 | 9                | +25°C         | 2   | 28   | ns    |
|                   | TPHZ   |                            | 10, 11           | +125°C, -55°C | 2   | 33   | ns    |

## TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

NOTES:

1. All voltages referenced to device GND.

2. AC measurements assume RL =  $500\Omega$ , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = 3V.

## TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

|                                  |              |                      |       |               | LIM | IITS |       |
|----------------------------------|--------------|----------------------|-------|---------------|-----|------|-------|
| PARAMETER                        | SYMBOL       | CONDITIONS           | NOTES | TEMPERATURE   | MIN | MAX  | UNITS |
| Capacitance Power<br>Dissipation | CPD          | VCC = 5.0V, f = 1MHz | 1     | +25°C         | -   | 68   | pF    |
| Dissipation                      |              |                      | 1     | +125°C, -55°C | -   | 68   | pF    |
| Input Capacitance                | CIN          | VCC = 5.0V, f = 1MHz | 1     | +25°C         | -   | 10   | pF    |
|                                  |              |                      | 1     | +125°C        | -   | 10   | pF    |
| Output Transition<br>Time        | TTHL<br>TTLH | VCC = 4.5V           | 1     | +25°C         | -   | 12   | ns    |
| TIME                             | 1120         |                      | 1     | +125°C, 55°C  | -   | 18   | ns    |

NOTE:

1. The parameters listed in Table 3 are controlled via design or process parameters. Min and Max Limits are guaranteed but not directly tested. These parameters are characterized upon initial design release and upon design changes which affect these characteristics.

|                                       |              |  |             |             | RAD<br>IITS |       |
|---------------------------------------|--------------|--|-------------|-------------|-------------|-------|
| PARAMETER                             | SYMBOL       | (NOTES 1, 2)<br>CONDITIONS                                   | TEMPERATURE | MIN         | MAX         | UNITS |
| Quiescent Current                     | ICC          | VCC = 5.5V, VIN = VCC or GND                                 | +25°C       | -           | 0.75        | mA    |
| Output Current (Sink)                 | IOL          | VCC = 4.5V, VIN = VCC or GND,<br>VOUT = 0.4V                 | +25°C       | 6.0         | -           | mA    |
| Output Current<br>(Source)            | IOH          | VCC = 4.5V, VIN = VCC or GND,<br>VOUT = VCC -0.4V            | +25°C       | -6.0        | -           | mA    |
| Output Voltage Low                    | VOL          | VCC = 4.5V and 5.5V, VIH = VCC/2,<br>VIL = 0.8V, IOL = 50μA  | +25°C       | -           | 0.1         | V     |
| Output Voltage High                   | VOH          | VCC = 4.5V and 5.5V, VIH = VCC/2,<br>VIL = 0.8V, IOH = -50µA | +25°C       | VCC<br>-0.1 | -           | V     |
| Input Leakage Current                 | IIN          | VCC = 5.5V, VIN = VCC or GND                                 | +25°C       | -           | ±5          | μΑ    |
| Three-State Output<br>Leakage Current | IOZ          | Applied Voltage = 0V or VCC, VCC = 5.5V                      | +25°C       | -           | ±50         | μA    |
| Noise Immunity<br>Functional Test     | FN           | VCC = 4.5V, VIH = 2.25V, VIL = 0.8V,<br>(Note 3)             | +25°C       | -           | -           | -     |
| Propagation Delay Data<br>to Output   | TPLH         | VCC = 4.5V   | +25°C       | 2           | 21          | ns    |
|                                       | TPHL         | VCC = 4.5V   | +25°C       | 2           | 24          |       |
| Enable to Output                      | TPZL         | VCC = 4.5V   | +25°C       | 2           | 33          | ns    |
|                                       | TPZH         | VCC = 4.5V   | +25°C       | 2           | 31          | ns    |
| Disable to Output                     | TPLZ<br>TPHZ | VCC = 4.5V   |             | 2           | 33          | ns    |

### TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS

NOTES:

1. All voltages referenced to device GND.

2. AC measurements assume RL =  $500\Omega$ , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = 3V.

3. For functional tests VO  $\ge$  4.0V is recognized as a logic "1", and VO  $\le$  0.5V is recognized as a logic "0".

### TABLE 5. BURN-IN AND OPERATING LIFE TEST, DELTA PARAMETERS (+25°C)

| PARAMETER | GROUP B<br>SUBGROUP | DELTA LIMIT    |
|-----------|---------------------|----------------|
| ICC       | 5                   | 12μΑ           |
| IOL/IOH   | 5                   | -15% of 0 Hour |
| IOZL/IOZH | 5                   | ±200nA         |

# Specifications HCTS245MS

## TABLE 6. APPLICABLE SUBGROUPS

| CONFORMANCE GROUPS  |              | CONFORMANCE GROUPS METHOD GROUP A |                                       | READ AND RECORD              |  |  |  |
|---------------------|--------------|-----------------------------------|---------------------------------------|------------------------------|--|--|--|
| Initial Test (Prebu | ırn-ln)      | 100%/5004                         | 1, 7, 9                               | ICC, IOL/H, IOZL/H           |  |  |  |
| Interim Test I (Po  | stburn-In)   | 100%/5004                         | 1, 7, 9                               | ICC, IOL/H, IOZL/H           |  |  |  |
| Interim Test II (Po | ostburn-In)  | 100%/5004                         | 1, 7, 9                               | ICC, IOL/H, IOZL/H           |  |  |  |
| PDA                 |              | 100%/5004 1, 7, 9, Deltas         |                                       |                              |  |  |  |
| Interim Test III (P | ostburn-In)  | 100%/5004                         | 1, 7, 9                               | ICC, IOL/H, IOZL/H           |  |  |  |
| PDA                 |              | 100%/5004                         | 1, 7, 9, Deltas                       |                              |  |  |  |
| Final Test          |              | 100%/5004                         | 2, 3, 8A, 8B, 10, 11                  |                              |  |  |  |
| Group A (Note 1)    |              | Sample/5005                       | 1, 2, 3, 7, 8A, 8B, 9, 10, 11         |                              |  |  |  |
| Group B             | Subgroup B-5 | Sample/5005                       | 1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas | Subgroups 1, 2, 3, 9, 10, 11 |  |  |  |
| Subgroup B-6        |              | Sample/5005                       | 1, 7, 9                               |                              |  |  |  |
| Group D             | 1            | Sample/5005                       | 1, 7, 9                               |                              |  |  |  |

NOTE: 1. Alternate Group A Testing in accordance with Method 5005 of MIL-STD-883 may be exercised.

#### TABLE 7. TOTAL DOSE IRRADIATION

| CONFORMANCE        |        | TEST<br>PRE RAD POST RAD |         | READ ANI | DRECORD          |
|--------------------|--------|--------------------------|---------|----------|------------------|
| GROUPS             | METHOD |                          |         | PRE RAD  | POST RAD         |
| Group E Subgroup 2 | 5005   | 1, 7, 9                  | Table 4 | 1, 9     | Table 4 (Note 1) |

NOTE: 1. Except FN test which will be performed 100% Go/No-Go.

## TABLE 8. STATIC AND DYNAMIC BURN-IN TEST CONNECTIONS

|   |            |                         |  | OSCILLATOR |       |  |
|---|------------|-------------------------|--|------------|-------|--|
| OPEN  | GROUND     | 1/2 VCC = 3V $\pm$ 0.5V | $\text{VCC} = 6\text{V} \pm 0.5\text{V}$ | 50kHz      | 25kHz |  |
| STATIC BURN-IN I TEST CONNECTIONS (Note 1)  |            |                         |  |            |       |  |
| 2 - 9                                       | 1, 10 - 19 | -                       | 20                                       | -          | -     |  |
| STATIC BURN-IN II TEST CONNECTIONS (Note 1) |            |                         |  |            |       |  |
| -   | 10         | -                       | 1 - 9, 11 - 20                           | -          | -     |  |
| DYNAMIC BURN-IN TEST CONNECTIONS (Note 2)   |            |                         |  |            |       |  |
| -   | 10         | 11 - 18                 | 1, 20                                    | 2 - 9      | 19    |  |

NOTES:

1. Each pin except VCC and GND will have a resistor of  $10 k\Omega \pm 5\%$  for static burn-in

2. Each pin except VCC and GND will have a resistor of  $680\Omega\pm5\%$  for dynamic burn-in

### TABLE 9. IRRADIATION TEST CONNECTIONS

| OPEN | GROUND | VCC = 5V $\pm$ 0.5V |
|------|--------|---------------------|
| -    | 10     | 1 - 9, 11 - 20      |


NOTE: Each pin except VCC and GND will have a resistor of  $47K\Omega \pm 5\%$  for irradiation testing. Group E, Subgroup 2, sample size is 4 dice/wafer 0 failures.


# Intersil Space Level Product Flow - 'MS'

Wafer Lot Acceptance (All Lots) Method 5007 100% Interim Electrical Test 1 (T1) (Includes SEM) 100% Delta Calculation (T0-T1) GAMMA Radiation Verification (Each Wafer) Method 1019, 100% Static Burn-In 2, Condition A or B, 24 hrs. min., 4 Samples/Wafer, 0 Rejects +125°C min., Method 1015 100% Nondestructive Bond Pull, Method 2023 100% Interim Electrical Test 2 (T2) Sample - Wire Bond Pull Monitor, Method 2011 100% Delta Calculation (T0-T2) Sample - Die Shear Monitor, Method 2019 or 2027 100% PDA 1, Method 5004 (Notes 1 and 2) 100% Internal Visual Inspection, Method 2010, Condition A 100% Dynamic Burn-In, Condition D, 240 hrs., +125°C or 100% Temperature Cycle, Method 1010, Condition C, Equivalent, Method 1015 10 Cycles 100% Interim Electrical Test 3 (T3) 100% Constant Acceleration, Method 2001, Condition per 100% Delta Calculation (T0-T3) Method 5004 100% PDA 2, Method 5004 (Note 2) 100% PIND, Method 2020, Condition A 100% Final Electrical Test 100% External Visual 100% Fine/Gross Leak, Method 1014 100% Serialization 100% Radiographic, Method 2012 (Note 3) 100% Initial Electrical Test (T0) 100% External Visual, Method 2009 100% Static Burn-In 1, Condition A or B, 24 hrs. min., Sample - Group A, Method 5005 (Note 4) +125°C min., Method 1015 100% Data Package Generation (Note 5)

#### NOTES:

- 1. Failures from Interim electrical test 1 and 2 are combined for determining PDA 1.
- 2. Failures from subgroup 1, 7, 9 and deltas are used for calculating PDA. The maximum allowable PDA = 5% with no more than 3% of the failures from subgroup 7.
- 3. Radiographic (X-Ray) inspection may be performed at any point after serialization as allowed by Method 5004.
- 4. Alternate Group A testing may be performed as allowed by MIL-STD-883, Method 5005.
- 5. Data Package Contents:
  - Cover Sheet (Intersil Name and/or Logo, P.O. Number, Customer Part Number, Lot Date Code, Intersil Part Number, Lot Number, Quantity).
  - Wafer Lot Acceptance Report (Method 5007). Includes reproductions of SEM photos with percent of step coverage.
  - GAMMA Radiation Report. Contains Cover page, disposition, Rad Dose, Lot Number, Test Package used, Specification Numbers, Test equipment, etc. Radiation Read and Record data on file at Intersil.
  - X-Ray report and film. Includes penetrometer measurements.
  - Screening, Electrical, and Group A attributes (Screening attributes begin after package seal).
  - Lot Serial Number Sheet (Good units serial number and lot number).
  - Variables Data (All Delta operations). Data is identified by serial number. Data header includes lot number and date of test.
  - The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed by an authorized Quality Representative.





# **Die Characteristics**

DIE DIMENSIONS: 124 x 110 mils

## **METALLIZATION:**

Type: SiAl Metal Thickness:  $11k\dot{A} \pm 1k\dot{A}$ 

## GLASSIVATION:

Type: SiO<sub>2</sub> Thickness:  $13k\dot{A} \pm 2.6k\dot{A}$ 


# Metallization Mask Layout

## WORST CASE CURRENT DENSITY:

<2.0 x 10<sup>5</sup>A/cm<sup>2</sup>

## BOND PAD SIZE:

100μm x 100μm 4 mils x 4 mils



All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com