# HFA1245



### February 1999 File Number 3682.4

### Dual, 420MHz, Low Power, Video, Current Feedback Operational Amplifier with Disable

The HFA1245 is a dual, high speed, low power current feedback amplifier built with Intersil's proprietary complementary bipolar UHF-1 process.

intercil

The HFA1245 features individual TTL/CMOS compatible disable controls. When pulled low they disable the corresponding amplifier, which reduces the supply current and forces the output into a high impedance state. This feature allows easy implementation of simple, low power video switching and routing systems. Component and composite video systems also benefit from this op amp's excellent gain flatness, and good differential gain and phase specifications.


Multiplexed A/D applications will also find the HFA1245 useful as the A/D driver/multiplexer.

The HFA1245 is a low power, high performance upgrade for the popular Intersil HA5022. For a dual amplifier without disable, in a standard 8 lead pinout, please see the HFA1205 data sheet.

### **Ordering Information**

PART NUMBER	TEMP. RANGE ( <sup>o</sup> C)	PACKAGE	PKG. NO.			
HFA1245IP	-40 to 85	14 Ld PDIP	E14.3			
HA5022EVAL	High Speed Op Amp DIP Evaluation Board					

### Pinout



#### Features

•	Low Supply Current 5.8mA/Op Amp
•	High Input Impedance $\dots \dots \dots$
•	Low Crosstalk (5MHz)83dB
•	High Off Isolation (5MHz) 65dB
•	Wide -3dB Bandwidth (A <sub>V</sub> = +2) 420MHz
•	Very Fast Slew Rate
•	Gain Flatness (to 50MHz)±0.11dB
•	Differential Gain 0.02%
•	Differential Phase 0.03 Degrees
•	Individual Output Enable/Disable
	Output Enchlo/Diochlo Timo 150no/20no

- Output Enable/Disable Time. ..... 150ns/30ns
- Pin Compatible Upgrade to HA5022

### Applications

- Flash A/D Drivers
- High Resolution Monitors
- Video Multiplexers
- Video Switching and Routing
- Professional Video Processing
- Video Digitizing Boards/Systems
- Multimedia Systems
- RGB Preamps
- Medical Imaging
- · Hand Held and Miniaturized RF Equipment
- Battery Powered Communications
- High Speed Oscilloscopes and Analyzers

### **Absolute Maximum Ratings**

Voltage Between V+ and V 11V
DC Input Voltage V <sub>SUPPLY</sub>
Differential Input Voltage 8V
Output Current (Note 2) Short Circuit Protected
30mA Continuous
$60 \text{mA} \leq 50\%$ Duty Cycle
ESD Rating

Human Body Model (Per MIL-STD-883 Method 3015.7) ... 600V

### **Operating Conditions**

#### **Thermal Information**

Thermal Resistance (Typical, Note 1)	$\theta_{JA}$ (°C/W)
PDIP Package	100
Maximum Junction Temperature (Die)	
Maximum Junction Temperature (Plastic Package)	150 <sup>0</sup> C
Maximum Storage Temperature Range	<sup>o</sup> C to 150 <sup>o</sup> C
Maximum Lead Temperature (Soldering 10s)	300 <sup>0</sup> C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES:

- 1.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.
- 2. Output is short circuit protected to ground. Brief short circuits to ground will not degrade reliability, however continuous (100% duty cycle) output current must not exceed 30mA for maximum reliability.

<b>Electrical Specifications</b>	V <sub>SUPPLY</sub> =	±5V, $A_V$ = +1, $R_F$ = 560Ω, $R_S$	<sub>S</sub> = 650Ω, R	L = 100Ω, L	Inless Oth	erwise Spe	ecified

PARAMETER	TEST CONDITIONS	(NOTE 3) TEST LEVEL	TEMP. ( <sup>o</sup> C)	MIN	ТҮР	МАХ	UNITS
INPUT CHARACTERISTICS						1	
Input Offset Voltage		A	25	-	2	5	mV
		A	Full	-	3	8	mV
Average Input Offset Voltage Drift		В	Full	-	1	10	μV/ <sup>o</sup> C
Input Offset Voltage	$\Delta V_{CM} = \pm 1.8 V$	Α	25	45	48	-	dB
Common-Mode Rejection Ratio	$\Delta V_{CM} = \pm 1.8 V$	A	85	43	46	-	dB
	$\Delta V_{CM} = \pm 1.2 V$	A	-40	43	46	-	dB
Input Offset Voltage	$\Delta V_{PS} = \pm 1.8 V$	A	25	48	52	-	dB
Power Supply Rejection Ratio	$\Delta V_{PS} = \pm 1.8 V$	A	85	46	50	-	dB
	$\Delta V_{PS} = \pm 1.2 V$	A	-40	46	50	-	dB
Non-Inverting Input Bias Current		A	25	-	6	15	μΑ
		Α	Full	-	10	25	μA
Non-Inverting Input Bias Current Drift		В	Full	-	5	60	nA/ <sup>o</sup> C
Non-Inverting Input Bias Current	$\Delta V_{PS} = \pm 1.8 V$	A	25	-	0.5	1	μA/V
Power Supply Sensitivity	$\Delta V_{PS} = \pm 1.8 V$	A	85	-	0.8	3	μA/V
	$\Delta V_{PS} = \pm 1.2 V$	A	-40	-	0.8	3	μA/V
Non-Inverting Input Resistance	$\Delta V_{CM} = \pm 1.8 V$	A	25	0.8	2	-	MΩ
	$\Delta V_{CM} = \pm 1.8 V$	A	85	0.5	1.3	-	MΩ
	$\Delta V_{CM} = \pm 1.2 V$	A	-40	0.5	1.3	-	MΩ
Inverting Input Bias Current		A	25	-	2	7.5	μΑ
		A	Full	-	5	15	μΑ
Inverting Input Bias Current Drift		В	Full	-	60	200	nA/ <sup>o</sup> C
Inverting Input Bias Current	$\Delta V_{CM} = \pm 1.8 V$	A	25	-	3	6	μA/V
Common-Mode Sensitivity	$\Delta V_{CM} = \pm 1.8 V$	A	85	-	4	8	μA/V
	$\Delta V_{CM} = \pm 1.2 V$	A	-40	-	4	8	μA/V
Inverting Input Bias Current	$\Delta V_{PS} = \pm 1.8 V$	A	25	-	2	5	μA/V
Power Supply Sensitivity	$\Delta V_{PS} = \pm 1.8 V$	A	85	-	4	8	μA/V
	$\Delta V_{PS} = \pm 1.2 V$	A	-40	-	4	8	μA/V

PARAMETER	TEST CONDITIONS	(NOTE 3) TEST LEVEL	TEMP. ( <sup>o</sup> C)	MIN	ТҮР	МАХ	UNITS
Inverting Input Resistance		В	25	-	56	-	Ω
Input Capacitance		В	25	-	2.0	_	pF
Input Voltage Common Mode Range		A	25, 85	±1.8	±2.4	_	рі V
(Implied by V <sub>IO</sub> CMRR, +R <sub>IN</sub> , and -I <sub>BIAS</sub> CMS Tests)		A	-40	±1.0	±2.4 ±1.7	-	V
Input Noise Voltage Density (Note 6)	f = 100kHz	В	25	-	3.5	-	nV/√Hz
Non-Inverting Input Noise Current Density (Note 6)	f = 100kHz	В	25	-	2.5	-	pA/√Hz
Inverting Input Noise Current Density (Note 6)	f = 100kHz	В	25	-	30	-	pA/√Hz
TRANSFER CHARACTERISTICS							
Open Loop Transimpedance Gain (Note 6)		В	25	-	500	-	kΩ
AC CHARACTERISTICS							
-3dB Bandwidth (V <sub>OUT</sub> = 0.2V <sub>P-P</sub> , Note 6)	$A_V = +1, +R_S = 650\Omega$	В	25	-	260	-	MHz
	$A_V = +2, R_F = 750\Omega$	В	25	-	420	-	MHz
	$A_V = -1, R_F = 475\Omega$	В	25	-	280	-	MHz
Full Power Bandwidth	$A_V = +1, +R_S = 650\Omega$	В	25	-	150	-	MHz
$(V_{OUT} = 5V_{P-P} \text{ at } A_V = +2/-1,$	$A_V = +2, R_F = 750\Omega$	В	25	-	115	-	MHz
$4V_{P-P}$ at $A_V = +1$ , Note 6)	$A_V = -1, R_F = 475\Omega$	В	25	-	160	-	MHz
Gain Flatness (A <sub>V</sub> = +2, $R_F$ = 750 $\Omega$ ,	To 25MHz	В	25	-	±0.04	-	dB
$V_{OUT} = 0.2V_{P-P}$ , Note 6)	To 50MHz	В	25	-	±0.11	-	dB
Minimum Stable Gain		A	Full	-	1	-	V/V
Crosstalk (A <sub>V</sub> = +2, R <sub>F</sub> = 750 $\Omega$ ,	5MHz	В	25	-	-83	-	dB
$V_{OUT} = 1V_{P-P}$ , Notes 4, 6)	10MHz	В	25	-	-77	-	dB
OUTPUT CHARACTERISTICS $A_V = +2$ , $R_F = +2$	= 750 $\Omega$ , Unless Otherwise S	pecified			1		
Output Voltage Swing (Note 6)	$A_{V} = -1, R_{L} = 100\Omega$	A	25	±3	±3.4	-	V
		A	Full	±2.8	±3	-	V
Output Current (Note 6)	$A_{V} = -1, R_{L} = 50\Omega$	Α	25, 85	50	60	-	mA
		A	-40	28	42	-	mA
Output Short Circuit Current		В	25	-	90	-	mA
Closed Loop Output Resistance (Note 6)	DC	В	25	-	0.07	-	Ω
Second Harmonic Distortion	10MHz	В	25	-	-50	-	dBc
$(V_{OUT} = 2V_{P-P})$	20MHz	В	25	-	-45	-	dBc
Third Harmonic Distortion	10MHz	В	25	-	-57	-	dBc
$(V_{OUT} = 2V_{P-P})$	20MHz	В	25	-	-50	-	dBc
3rd Order Intercept (Note 6)	20MHz	В	25	-	23	-	dBm
Reverse Isolation (S <sub>12</sub> , Note 6)	65MHz	В	25	-	60	-	dB
<b>TRANSIENT CHARACTERISTICS</b> $A_V = +2$ ,	$R_{F} = 750\Omega$ , Unless Otherwis	e Specified				1]	
Rise and Fall Times (V <sub>OUT</sub> = 0.5V <sub>P-P</sub> )	Rise Time	В	25	-	0.9	-	ns
	Fall Time	В	25	-	1.5	-	ns
Overshoot	+OS	В	25	-	5	-	%
$(V_{OUT} = 0.5V_{P-P}, V_{IN} t_{RISE} = 1ns, Note 5)$	-OS	В	25	-	10	-	%
Slew Rate ( $V_{OUT} = 4V_{P-P}, A_V = +1,$	+SR	В	25	-	1150	-	V/µs
$R_{F} = 560\Omega, +R_{S} = 650\Omega)$	-SR (Note 7)	В	25	-	800	_	V/μs

## $\label{eq:superior} \textbf{Electrical Specifications} \quad V_{SUPPLY} = \pm 5 \text{V}, \text{ A}_V = +1, \text{ R}_F = 560 \Omega, \text{ R}_S = 650 \Omega, \text{ R}_L = 100 \Omega, \text{ Unless Otherwise Specified} ~ \textbf{(Continued)} = 100 \Omega, \text{ Continued} \text{ (Continued)} = 100 \Omega, \text{ (Continu$

PARAMETER	TEST CONDITIONS	(NOTE 3) TEST LEVEL	TEMP. ( <sup>o</sup> C)	MIN	ТҮР	МАХ	UNITS
Slew Rate ( $V_{OUT} = 5V_{P-P}, A_V = +2$ )	+SR	В	25	-	1400	-	V/µs
	-SR (Note 7)	В	25	-	800	-	V/µs
Slew Rate	+SR	В	25	-	2200	-	V/µs
$(V_{OUT} = 5V_{P-P}, A_V = -1, R_F = 475\Omega)$	-SR (Note 7)	В	25	-	1200	-	V/µs
Settling Time (V <sub>OUT</sub> = +2V to 0V step,	To 0.1%	В	25	-	15	-	ns
Note 6)	To 0.05%	В	25	-	20	-	ns
	To 0.02%	В	25	-	40	-	ns
Overdrive Recovery Time	$V_{IN} = \pm 2V$	В	25	-	8.5	-	ns
<b>VIDEO CHARACTERISTICS</b> $A_V = +2$ , $R_F$	= 750 $\Omega$ , Unless Otherwise Spe	cified					
Differential Gain (f = 3.58MHz)	R <sub>L</sub> = 150Ω	В	25	-	0.02	-	%
	R <sub>L</sub> = 75Ω	В	25	-	0.03	-	%
Differential Phase (f = 3.58MHz)	R <sub>L</sub> = 150Ω	В	25	-	0.03	-	Degrees
	R <sub>L</sub> = 75Ω	В	25	-	0.05	-	Degrees
DISABLE CHARACTERISTICS							
Disabled Supply Current	V <sub>DISABLE</sub> = 0V	A	Full	-	3	4	mA/Op Amp
DISABLE Input Logic Voltage	Low	A	Full	-	-	0.8	V
	High	A	25, 85	2.0	-	-	V
		A	-40	2.4	-	-	V
DISABLE Input Logic Low Current	V <sub>DISABLE</sub> = 0V	A	Full	-	100	200	μA
DISABLE Input Logic High Current	V <sub>DISABLE</sub> = 5V	A	Full	-	1	15	μA
Output Disable Time (Note 6)	$V_{OUT} = \pm 1V,$ $V_{\overline{DISABLE}} = 2.4V \text{ to } 0.4V$	В	25	-	30	-	ns
Output Enable Time (Note 6)	$V_{OUT} = \pm 1V,$ $V_{\overline{DISABLE}} = 0.4V \text{ to } 2.4V$	В	25	-	150	-	ns
Disabled Output Capacitance	V <sub>DISABLE</sub> = 0V	В	25	-	4.5	-	pF
Disabled Output Leakage (Note 6)	$V_{\overline{\text{DISABLE}}} = 0V,$ $V_{\text{IN}} = +2V, V_{\text{OUT}} = \pm 3V$	A	Full	-	2	10	μΑ
All Hostile Off Isolation ( $V_{DISABLE} = 0V$ ,	At 5MHz	В	25	-	65	-	dB
$V_{IN} = 1V_{P-P}, A_V = +2, Note 6$	At 10MHz	В	25	-	60	-	dB
POWER SUPPLY CHARACTERISTICS							
Power Supply Range		С	25	±4.5	-	±5.5	V
Power Supply Current (Note 6)		A	25	5.6	5.8	6.1	mA/Op Amp
		A	Full	5.4	5.9	6.3	mA/Op Am

**Electrical Specifications**  $V_{SUPPLY} = \pm 5V$ ,  $A_V = +1$ ,  $R_F = 560\Omega$ ,  $R_S = 650\Omega$ ,  $R_L = 100\Omega$ , Unless Otherwise Specified (Continued)

NOTES:

3. Test Level: A. Production Tested; B. Typical or Guaranteed Limit Based on Characterization; C. Design Typical for Information Only.

4. The typical use for these amplifiers is in multiplexed configurations, where one amplifier (hostile channel) is enabled, and the passive channel is disabled. The crosstalk data specified is tested in this manner, with the input signal applied to the hostile channel, while monitoring the output of the passive channel. Crosstalk performance with both the hostile and passive channels enabled is typically -63dB at 5MHz, and -58dB at 10MHz.

 Undershoot dominates for output signal swings below GND (e.g., 0.5V<sub>P-P</sub>), yielding a higher overshoot limit compared to the V<sub>OUT</sub> = 0V to 0.5V condition. See the "Application Information" section for details.

6. See Typical Performance Curves for more information.

4

7. Slew rates are asymmetrical if the output swings below GND (e.g., a bipolar signal). Positive unipolar output signals have symmetric positive and negative slew rates comparable to the +SR specification. See the "Application Information" section, and the pulse response graphs for details.

### Application Information

### **Relevant Application Notes**

The following Application Notes pertain to the HFA1245:

- AN9787-An Intuitive Approach to Understanding Current Feedback Amplifiers
- AN9420-Current Feedback Amplifier Theory and Applications
- AN9663-Converting from Voltage Feedback to Current Feedback Amplifiers

These publications may be obtained from Intersil's web site (http://www.intersil.com) or via our AnswerFAX system.

### **Optimum Feedback Resistor**

Although a current feedback amplifier's bandwidth dependency on closed loop gain isn't as severe as that of a voltage feedback amplifier, there can be an appreciable decrease in bandwidth at higher gains. This decrease may be minimized by taking advantage of the current feedback amplifier's unique relationship between bandwidth and R<sub>F</sub>. All current feedback amplifiers require a feedback resistor, even for unity gain applications, and R<sub>F</sub>, in conjunction with the internal compensation capacitor, sets the dominant pole of the frequency response. Thus, the amplifier's bandwidth is inversely proportional to R<sub>F</sub>. The HFA1245 design is optimized for a 750 $\Omega$  R<sub>F</sub> at a gain of +2. Decreasing R<sub>F</sub> decreases stability, resulting in excessive peaking and overshoot (Note: Capacitive feedback will cause the same problems due to the feedback impedance decrease at higher frequencies). At higher gains the amplifier is more stable, so R<sub>F</sub> can be decreased in a trade-off of stability for bandwidth.


The table below lists recommended  $R_F$  values for various gains, and the expected bandwidth. For good channel-tochannel gain matching, it is recommended that all resistors (termination as well as gain setting) be  $\pm 1\%$  tolerance or better. Note that a series input resistor, on +IN, is required for a gain of +1, to reduce gain peaking and increase stability.

GAIN (A <sub>V</sub> )	<b>R<sub>F</sub> (</b> Ω)	BANDWIDTH (MHz)
-1	475	280
+1	560 (+R <sub>S</sub> = 650Ω)	260
+2	750	420
+5	200	270
+10	180	140

#### TABLE 1. OPTIMUM FEEDBACK RESISTOR

### Channel-To-Channel Frequency Response Matching

The frequency response of channel 1 and channel 2 aren't perfectly matched. For the best channel-to-channel frequency response match in a gain of 2 (see Figure 1), use  $R_F = 650\Omega$  for channel 1 and  $R_F = 806\Omega$  for channel 2.



### Non-inverting Input Source Impedance

For best operation, the DC source impedance seen by the non-inverting input should be  $\geq 50\Omega$ . This is especially important in inverting gain configurations where the non-inverting input would normally be connected directly to GND.

### Pulse Undershoot and Asymmetrical Slew Rates

The HFA1245 utilizes a guasi-complementary output stage to achieve high output current while minimizing quiescent supply current. In this approach, a composite device replaces the traditional PNP pulldown transistor. The composite device switches modes after crossing 0V, resulting in added distortion for signals swinging below ground, and an increased undershoot on the negative portion of the output waveform (see Figures 7, 11, 15, and 19). This undershoot isn't present for small bipolar signals, or large positive signals. Another artifact of the composite device is asymmetrical slew rates for output signals with a negative voltage component. The slew rate degrades as the output signal crosses through 0V (see Figures 7, 11, 15, and 19), resulting in a slower overall negative slew rate. Positive only signals have symmetrical slew rates as illustrated in the large signal positive pulse response graphs (see Figures 5, 9, 13, and 17).

### DISABLE Input TTL Compatibility

The HFA1245 derives an internal GND reference for the digital circuitry as long as the power supplies are symmetrical about GND. With symmetrical supplies the digital switching threshold ( $V_{TH} = (V_{IH} + V_{IL})/2 = (2.0 + 0.8)/2$ ) is 1.4V, which ensures the TTL compatibility of the DISABLE input. If asymmetrical supplies (e.g., +10V, 0V) are utilized, the switching threshold becomes:

$$V_{TH} = \frac{V_{+} + V_{-}}{2} + 1.4V,$$

and the  $V_{IH}$  and  $V_{IL}$  levels will be  $V_{TH}\pm 0.6V\!,$  respectively.

### Optional GND Pin for TTL Compatibility

Pin 12 is an optional GND reference used to ensure the TTL compatibility of the DISABLE inputs. With symmetrical supplies the GND pin may be unconnected, or connected directly to GND. If asymmetrical supplies (e.g., +10V, 0V) are utilized, and TTL compatibility is desired, the GND pin must be connected to GND. With an external GND, the DISABLE input is TTL compatible regardless of supply voltage utilized.

# PC Board Layout

The HFA1245's frequency response depends greatly on the care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must!

Attention should be given to decoupling the power supplies. A large value  $(10\mu F)$  tantalum in parallel with a small value  $(0.1\mu F)$  chip capacitor works well in most cases.

Terminated microstrip signal lines are recommended at the input and output of the device. Capacitance directly on the output must be minimized, or isolated as discussed in the next section.

Care must also be taken to minimize the capacitance to ground at the amplifier's inverting input (-IN), as this capacitance causes gain peaking, pulse overshoot, and if large enough, instability. To reduce this capacitance, the designer should remove the ground plane under traces connected to -IN, and keep connections to -IN as short as possible.

An example of a good high frequency layout is the HA5022 evaluation board discussed below.

# **Driving Capacitive Loads**

Capacitive loads, such as an A/D input, or an improperly terminated transmission line degrade the amplifier's phase margin resulting in frequency response peaking and possible oscillations. In most cases, the oscillation can be avoided by placing a resistor ( $R_S$ ) in series with the output prior to the capacitance.

Figure 2 details starting points for the selection of this resistor. The points on the curve indicate the  $R_S$  and  $C_L$  combinations for the optimum bandwidth, stability, and settling time, but experimental fine tuning is recommended. Picking a point above or to the right of the curve yields an overdamped response, while points below or left of the curve indicate areas of underdamped performance.

 $R_S$  and  $C_L$  form a low pass network at the output, thus limiting system bandwidth well below the amplifier bandwidth of 260MHz (for  $A_V$  = +1). By decreasing  $R_S$  as  $C_L$  increases (as illustrated in the curves), the maximum bandwidth is obtained without sacrificing stability. Even so, bandwidth still decreases as the load capacitance

6

increases. For example, at A<sub>V</sub> = +1, R<sub>S</sub> = 45 $\Omega$ , C<sub>L</sub> = 40pF, the overall bandwidth is 185MHz, but the bandwidth drops to 85MHz at A<sub>V</sub> = +1, R<sub>S</sub> = 9 $\Omega$ , C<sub>L</sub> = 330pF.




FIGURE 2. RECOMMENDED SERIES OUTPUT RESISTOR vs LOAD CAPACITANCE

## **Evaluation Board**

Evaluate the HFA1245's performance using the HA5022 evaluation board (part number HA5022EVAL). Please contact your local sales office for ordering information. The feedback and gain setting resistors must be replaced with the appropriate value (see "Optimum Feedback Resistor" table) for the gain being evaluated. Also, replace the two 0 $\Omega$  series output resistors (R<sub>S</sub>) with 50 $\Omega$  resistors.

The modified schematic of the board is shown in Figure 3.







FIGURE 3. EVALUATION BOARD SCHEMATIC MODIFIED FOR AV = +2





7






FIGURE 10. SMALL SIGNAL BIPOLAR PULSE RESPONSE





FIGURE 12. SMALL SIGNAL POSITIVE PULSE RESPONSE





8

intersil




FIGURE 11. LARGE SIGNAL BIPOLAR PULSE RESPONSE







FIGURE 13. LARGE SIGNAL POSITIVE PULSE RESPONSE







3.0




FIGURE 16. SMALL SIGNAL POSITIVE PULSE RESPONSE





FIGURE 18. SMALL SIGNAL BIPOLAR PULSE RESPONSE













FIGURE 19. LARGE SIGNAL BIPOLAR PULSE RESPONSE











180

360

1000

 $A_V = +2, V_{OUT} = 5V_{P-P}$ -6 A<sub>V</sub> = +1, V<sub>OUT</sub> = 4V<sub>P-P</sub> -9 A<sub>V</sub> = -1, V<sub>OUT</sub> = 5V<sub>P-P</sub> 100 1000 10 FREQUENCY (MHz)

PHASE (DEGREES)

70

360

FIGURE 27. FULL POWER BANDWIDTH

10 int<u>ersi</u>l

100

 $V_{OUT} = 2.5 V_{P-P}$ 


FREQUENCY (MHz) FIGURE 26. FREQUENCY RESPONSE FOR VARIOUS OUTPUT


BOTH CHANNELS SHOWN 1 1 1 1 1 1 1


VOLTAGES

10

 $V_{OUT} = 1V_{P-P}$ 












FIGURE 34. 3rd ORDER INTERCEPT vs FREQUENCY












FIGURE 35. SETTLING TIME RESPONSE





FIGURE 37. OUTPUT VOLTAGE vs TEMPERATURE





### **Die Characteristics**

#### DIE DIMENSIONS:

69 mils x 92 mils x 19 mils 1750µm x 2330µm x 483µm

#### **METALLIZATION:**

Type: Metal 1: AlCu(2%)/TiW Thickness: Metal 1: 8kÅ ±0.4kÅ Type: Metal 2: AlCu(2%) Thickness: Metal 2: 16kÅ ±0.8kÅ

### Metallization Mask Layout

#### SUBSTRATE POTENTIAL (POWERED UP):

Floating (Recommend Connection to V-)


### PASSIVATION:

Type: Nitride Thickness: 4kÅ ±0.5kÅ

### TRANSISTOR COUNT:

180


#### HFA1245



NOTE:

8. This is an optional GND pad. Users may set a GND reference, via this pad, to ensure the TTL compatibility of the DISABLE inputs when using asymmetrical supplies (e.g., V+ = 10V, V- = 0V). See the "Application Information" section for details.

### Dual-In-Line Plastic Packages (PDIP)



#### NOTES:

- 1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and e<sub>A</sub> are measured with the leads constrained to be perpendicular to datum -C-.
- 7.  $e_B$  and  $e_C$  are measured at the lead tips with the leads unconstrained.  $e_C$  must be zero or greater.
- 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 -1.14mm).

#### E14.3 (JEDEC MS-001-AA ISSUE D) 14 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INC	HES	MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8
С	0.008	0.014	0.204	0.355	-
D	0.735	0.775	18.66	19.68	5
D1	0.005	-	0.13	-	5
Е	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
е	0.100	0.100 BSC		BSC	-
e <sub>A</sub>	0.300	BSC	7.62 BSC		6
е <sub>В</sub>	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
Ν	1	4	14		9
L		0.150			

Rev. 0 12/93

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

### Sales Office Headquarters

NORTH AMERICA Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (321) 724-7000 FAX: (321) 724-7240 EUROPE Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 ASIA Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029