## 800MHz Monolithic Pin Driver

The HFA5251 is a very high speed monolithic pin driver solution for high performance test systems. The device will switch at high data rates between two input voltage levels providing variable amplitude pulses. The output impedance is trimmed to achieve a precision $50 \Omega$ source for impedance matching. Two differential ECL/TTL compatible inputs control the operation of the HFA5251, one controlling the $\mathrm{V}_{\mathrm{HIGH}} / \mathrm{V}_{\text {LOW }}$ switching and the other controlling the output's high-impedance state. The HFA5251's 800MHz data rate makes it compatible with today's high-speed VLSI test systems and the +7 V to -2 V output swing allows testing of all common logic families.

The HFA5251 is manufactured in Intersil's proprietary complementary bipolar UHF-1 process. The HFA5251 is offered in die form. Contact your local sales representative for packaging options.

## Functional Diagram



TRUTH TABLE FOR $\mathrm{V}_{\text {OUT }}$

|  |  | DATA |  |
| :--- | :---: | :--- | :--- |
|  |  | $\mathbf{0}$ |  |
| HiZ | 0 | $V_{\text {LOW }}$ | $\mathrm{V}_{\text {HIGH }}$ |
|  | 1 | HiZ | HiZ |

## Features

- High Digital Data Rate . . . . . . . . . . . . . . . . . . . . . 800MHz
- Very Fast Rise/Fall Times. . . . . . . . . . . . . . . . . . . . . 500ps
- Wide Output Range . . . . . . . . . . . . . . . . . . . . . + +7 V to -2V
- Precise $50 \Omega$ Output Impedance
- High Impedance, Three-State Output Control


## Applications

- IC Tester Pin Electronics
- Pattern Generators
- Pulse Generators
- Level Comparator/Translator


## Pinout

HFA5251 (DIE FORM)

$\mathrm{V}_{\text {LOW }} \mathrm{V}_{\mathrm{EE} 1}$

## Pin Descriptions

| NAME | FUNCTION |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{CC} 1}$ | Positive Supply. Nominal value is $10 \mathrm{~V} \pm 0.2 \mathrm{~V}$. Reducing supply voltage below 9.8 V will reduce positive output voltage swing. The total supply voltage from $\mathrm{V}_{\mathrm{CC} 1}$ to $\mathrm{V}_{\mathrm{EE} 1}$ should not exceed 15.6 V for normal operation or exceed 17.0 V to prevent damage. Intersil recommends two wire bonds to this pad to provide the lowest possible impedance. In addition, power supply decoupling chip capacitors of $470 \mathrm{pF}, 0.1 \mu \mathrm{~F}$ and a $10 \mu \mathrm{~F}$ tantalum are recommended. |
| $\mathrm{V}_{\mathrm{EE} 1}$ | Negative Supply. Nominal value is $-5.2 \mathrm{~V} \pm 0.2 \mathrm{~V}$. A supply voltage more positive than -5.0 V will reduce negative output voltage swing. The total supply voltage from $\mathrm{V}_{\mathrm{CC} 1}$ to $\mathrm{V}_{\mathrm{EE} 1}$ should not exceed 15.6 V for normal operation or exceed 17.0 V to prevent damage. Intersil recommends two wire bonds to this pad to provide the lowest possible impedance. In addition, power supply decoupling chip capacitors of $470 \mathrm{pF}, 0.1 \mu \mathrm{~F}$ and a $10 \mu \mathrm{~F}$ tantalum are recommended. |
| $\mathrm{V}_{\mathrm{CC} 2}$ | Output Stage Positive Supply. Nominal voltage and cautions are the same as for $\mathrm{V}_{\mathrm{CC}}$. Having decoupling chip capacitors close to $\mathrm{V}_{\mathrm{CC} 2}$ and $\mathrm{V}_{\mathrm{EE} 2}$ is essential since large AC current will flow through this pad to the output during transients. Normally $\mathrm{V}_{\mathrm{CC}} 1$ and $\mathrm{V}_{\mathrm{CC} 2}$ are connected together close to the die and share decoupling capacitors. Intersil recommends two wire bonds for this pad. |
| $\mathrm{V}_{\text {EE2 }}$ | Output Stage Negative Supply. Nominal voltage and cautions are the same as for $\mathrm{V}_{\mathrm{EE} 1}$. Having decoupling chip capacitors close to $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{EE} 2}$ is essential since large AC current will flow through this pad to the output during transients. Normally $\mathrm{V}_{\mathrm{EE}} 1$ and $\mathrm{V}_{\mathrm{EE} 2}$ are connected together close to the die and share decoupling capacitors. Intersil recommends two wire bonds for this pad. |
| $\mathrm{V}_{\text {HIGH }}$ | Input Voltage High is used to set the output high level $\mathrm{V}_{\mathrm{OH}}$. $\mathrm{V}_{\mathrm{HIGH}}$ is sensitive to capacitively coupled AC noise. Protection from high frequency noise can be achieved with a low pass filter consisting of a $50 \Omega$ chip resistor and a 470 pF chip capacitor. Without this precaution the pin driver may oscillate due to feedback from the output through the PC board ground. |
| V ${ }_{\text {LOW }}$ | Input Voltage Low is used to set the output low level $\mathrm{V}_{\mathrm{OL}}$. $\mathrm{V}_{\text {LOW }}$ is sensitive to capacitively coupled AC noise. Protection from high frequency noise can be achieved with a low pass filter consisting of a $50 \Omega$ chip resistor and a 470 pF chip capacitor. Without this precaution the pin driver may oscillate due to feedback from the output through the PC board ground. |
| $\mathrm{V}_{\text {OUT }}$ | Driver Output. The output impedance has been laser trimmed to match a $50 \Omega$ transmission line $\pm 2 \Omega$. Custom output impedance trimming is available (contact sales office for details) to provide the best match possible to your $50 \Omega$ system. |
| DATA, DATA | Differential Digital Inputs used to switch $\mathrm{V}_{\text {OUT }}$ to the $\mathrm{V}_{\text {HIGH }}$ or $\mathrm{V}_{\text {LOW }}$ level. Intersil recommends this input pair be driven by complementary ECL signals to provide optimal switching speeds and timing accuracy. However a large Common Mode and Differential Voltage Range is provided to accommodate a variety of signals including single ended TTL and CMOS. When using single ended signals the other input must be tied to an appropriate threshold. |
| $\begin{aligned} & \overline{\mathrm{HiZ}}, \\ & \mathrm{HiZ} \end{aligned}$ | Differential Digital Inputs used to switch $\mathrm{V}_{\text {OUT }}$ from an Active to a High Impedance State. Intersil recommends that this input pair be driven by complementary ECL signals to provide optimal switching speeds and timing accuracy. However a large Common Mode and Differential Voltage Range is provided to accommodate a variety of signals including single ended TTL and CMOS. When using single ended signals the other input must be tied to an appropriate threshold. |

## Absolute Maximum Ratings

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17V
Differential Input Voltage (DATA and HiZ) . . . . . . . . . . . . . . . . . . 5V
Output Current Continuous (Note 1) . . . . . . . . . . . . . . . . . . . . 160mA
Input Voltage (Any pin except as specified) . . . . . . . . . . . $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{EE}}$
V OUT Voltage 8 V to -5.5 V
$\mathrm{V}_{\text {HIGH }}$ Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\mathrm{V}_{\text {CC }}$ to -3 V
V LOW Voltage .............................................. 8 V to $\mathrm{V}_{\mathrm{EE}}$
$\mathrm{V}_{\text {HIGH }}$ to $\mathrm{V}_{\text {LOW }}$ Voltage. . . . . . . . . . . . . . . . . . . . . . . V $_{\text {HIGH }}>$ V $_{\text {LOW }}$
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Electrical Specifications $\quad \mathrm{V}_{\mathrm{CC}}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=-0.9 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=-1.75 \mathrm{~V}$, Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | $\begin{gathered} \text { TEMP. } \\ \left({ }^{\circ} \mathrm{C}\right) \end{gathered}$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS ( $\mathrm{V}_{\text {HIGH }}$, $\mathrm{V}_{\text {LOW }}$ ) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {HIGH }}$ Input Offset Voltage | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 25 | -150 | -50 | +50 | mV |
| V LOW Input Offset Voltage | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 25 | -150 | -50 | +50 | mV |
| $\mathrm{V}_{\text {HIGH }}$ Input Bias Current | $\mathrm{V}_{\text {HIGH }}=-2.25 \mathrm{~V}$ to +7.5 V | 25 | -50 | 110 | 300 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {LOW }}$ Input Bias Current | $\mathrm{V}_{\text {LOW }}=-2.5 \mathrm{~V}$ to +7.25 V | 25 | -300 | -110 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {HIGH }}$ Voltage Range |  | 25 | -2.25 | - | 7.5 | V |
| $\mathrm{V}_{\text {Low }}$ Voltage Range |  | 25 | -2.5 | - | 7.25 | V |
| $\mathrm{V}_{\text {HIGH }}$ to $\mathrm{V}_{\text {LOW }}$ Differential Voltage Range |  | 25 | 0.25 | - | 10 | V |
| $\mathrm{V}_{\text {HIGH }} / \mathrm{V}_{\text {LOW }}$ Interaction at 500 mV (Note 11) |  | 25 | - | 2 | 4 | mV |
| $\mathrm{V}_{\text {HIGH }} / \mathrm{V}_{\text {LOW }}$ Interaction at 250 mV ( Note 11) |  | 25 | - | 20 | 40 | mV |
| LOGIC INPUT CHARACTERISTICS (DATA, $\overline{\text { DATA, }}$, $\mathrm{HiZ}, \overline{\mathrm{Hiz}})$ |  |  |  |  |  |  |
| Logic Input Voltage Range |  | 25 | -2 | - | 7 | V |
| Logic Differential Input Voltage |  | 25 | 0.4 | - | 5 | V |
| DATA/DATA Logic Input High Current | $\mathrm{V}_{\mathrm{IH}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=-2 \mathrm{~V}$ | 25 | -50 | 110 | 300 | $\mu \mathrm{A}$ |
| DATA/DATA Logic Input Low Current | $\mathrm{V}_{\mathrm{IH}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=-2 \mathrm{~V}$ | 25 | -700 | -300 | 50 | $\mu \mathrm{A}$ |
| HiZ/HiZ Logic Input High Current | $\mathrm{V}_{\mathrm{IH}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=-2 \mathrm{~V}$ | 25 | -50 | 70 | 200 | $\mu \mathrm{A}$ |
| HiZ/MiZ Logic Input Low Current | $\mathrm{V}_{\mathrm{IH}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=-2 \mathrm{~V}$ | 25 | -300 | -80 | 50 | $\mu \mathrm{A}$ |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {HIGH }}$ Voltage Gain | $\mathrm{V}_{\text {HIGH }}=-1 \mathrm{~V}$ to 6.5 V | 25 | 0.95 | - | 1 | V/V |
| $\mathrm{V}_{\text {LOW }}$ Voltage Gain | $\mathrm{V}_{\text {LOW }}=-1.5 \mathrm{~V}$ to 6 V | 25 | 0.95 | - | 1 | V/V |
| $\mathrm{V}_{\text {HIGH }} / \mathrm{V}_{\text {LOW }}$ Linearity Error (Note 7) | Fullscale $=5 \mathrm{~V}$ | 25 | -0.5 | - | 0.5 | \% |
| $\mathrm{V}_{\text {HIGH }} / \mathrm{V}_{\text {LOW }}$ Linearity Error (Note 8) | Fullscale $=8.5 \mathrm{~V}$ | 25 | -0.75 | - | 0.75 | \% |
| $\mathrm{V}_{\text {HIGH }} / \mathrm{V}_{\text {LOW }}$ End Point Gain Deviation (Notes 10, 13) | 0.5V Steps | 25 | -2.0 | - | 2.0 | \% |
| $\mathrm{V}_{\text {HIGH }}$ End Point Gain Error (Notes 10 and 14) | $\mathrm{V}_{\text {OUT }}=6.7 \mathrm{~V}$ to 7.0 V | 25 | -20 | - | 20 | mV |
| $\mathrm{V}_{\text {HIGH }} / \mathrm{V}_{\text {LOW }}$-3dB Bandwidth | $200 \mathrm{mV} \mathrm{V}_{\text {-P }}$ | 25 | - | 100 | - | MHz |
| SWITCHING CHARACTERISTICS ( $\mathrm{Z}_{\text {LOAD }}=16$ inches of RG-58 Terminated with $50 \Omega$ ) |  |  |  |  |  |  |
| Propagation Delay (Notes 2, 17) |  | 25 | 0.8 | - | 1.5 | ns |
| Propagation Delay Match (Notes 2, 17) | Rising to Falling Edge | 25 | -100 | - | 100 | ps |
| Rising Edge Propagation Delay vs Duty Cycle (Notes 12, 17) |  | 25 | -120 | -20 | 80 | ps |
| Falling Edge Propagation Delay vs Duty Cycle (Notes 12, 17) |  | 25 | -80 | 20 | 120 | ps |
| Active to HiZ Delay (Note 17) |  | 25 | 1.2 | 1.7 | 2.2 | ns |
| HiZ to Active Delay (Note 17) |  | 25 | 2.1 | 2.6 | 3.1 | ns |
| TRANSIENT RESPONSE ( $\mathrm{Z}_{\text {LOAD }}=16$ inches of RG-58 Terminated with 5pF) |  |  |  |  |  |  |
| Rise/Fall Time (20\%-80\%) | $1 \mathrm{~V}_{\text {P-P }}$ | 25 | - | 450 | 500 | ps |
| Rise/Fall Time (10\%-90\%) | $3 V_{P-P}$ | 25 | - | 890 | 1000 | ps |

## Electrical Specifications $\quad \mathrm{V}_{\mathrm{CC}}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=-0.9 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=-1.75 \mathrm{~V}$, Unless Otherwise Specified (Continued)

| PARAMETER | TEST CONDITIONS | TEMP. $\left({ }^{\circ} \mathrm{C}\right)$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rise/Fall Time (10\%-90\%) (Note 6) | $5 \mathrm{~V}_{\text {P-P }}$ | 25 | - | 1.5 | 1.7 | ns |
| Rise/Fall Time Match (Note 6) |  | 25 | - | 50 | 150 | ps |
| Minimum Pulse Width (Note 16) | $1 \mathrm{~V}_{\text {P-P }}$ | 25 | - | 1.0 | - | ns |
| Minimum Pulse Width (Note 16) | $3 V_{\text {P-P }}$ | 25 | - | 1.2 | - | ns |
| Minimum Pulse Width (Note 16) | $5 \mathrm{~V}_{\text {P-P }}$ | 25 | - | 2.0 | - | ns |
| Overshoot/Undershoot/Preshoot | $3 V_{\text {P-P }}$ | 25 | - | 5 | - | \% |
| Data Settling Time to 1\% (Note 3) |  | 25 | - | 10 | - | ns |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| Output Voltage Swing (No Load) | $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$ | 25 | -2 | - | 7 | V |
|  | At Other Supplies | 25 | $\mathrm{V}_{\mathrm{EE}}+3.2$ | - | $\mathrm{V}_{\text {CC }}-3.0$ | V |
| DC Output Resistance - Active (Note 18) | -2V to 7V | 25 | 45 | 47 | 49 | $\Omega$ |
| Output Leakage - HiZ | -2V to 7V | 25 | -100 | $\pm 10$ | 100 | nA |
| Output Capacitance - HiZ |  | 25 | - | 5 | - | pF |
| Output Current - Active |  | 25 | 70 | 100 | - | mA |

## POWER SUPPLY CHARACTERISTICS

| Power Supply Rejection Ratio (Note 4) | $\mathrm{V}_{\text {HIGH }}$ | 25 | - | 14 | 40 | $\mathrm{mV} / \mathrm{V}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | VLOW | 25 | - | 14 | 40 | $\mathrm{mV} / \mathrm{V}$ |
| Total Supply Current |  | 25 | 90 | 94 | 96 | mA |
| Supply Current ( $\mathrm{I}_{\mathrm{CC} 1}, \mathrm{I}_{\mathrm{EE} 1}$ ) |  | 25 | - | 74 | - | mA |
| Supply Current ( $\mathrm{ICC2}^{2}, \mathrm{I}_{\mathrm{EE} 2}$ ) |  | 25 | - | 20 | - | mA |
| Supply Voltage Range (Note 5) | $\mathrm{V}_{\mathrm{CC}}$ | 25 | 9.8 | 10 | 10.2 | V |
| Supply Voltage Range (Note 5) | $\mathrm{V}_{\text {EE }}$ | 25 | -5.4 | -5.2 | -5.0 | V |
| Supply Voltage Differential | $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\text {EE }}$ | 25 | 12 | - | 15.6 | V |
| Power Dissipation | $\begin{aligned} & \text { No Load At } \mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V} \text {, } \\ & \mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \end{aligned}$ | 25 | - | - | 1.46 | W |

## NOTES:

1. Internal Power Dissipation may limit Output Current below 160 mA .
2. 3 V Step, $50 \%$ duty cycle, 200 ns period.
3. 3 V Step, measured from $50 \%$ of input to $\pm 1 \%$ of reference value at 50 ns .
4. $\mathrm{V}_{\mathrm{HIGH}}=2.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{LOW}}=2.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=9 \mathrm{~V}$ to $10 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to -5.2 V
5. Minimum/maximum output swing will vary with supply voltage.
6. 5 V Step, $50 \%$ duty cycle, 100 ns period.
7. For $\mathrm{V}_{\text {HIGH }}=0 \mathrm{~V}$ to 5 V , For $\mathrm{V}_{\text {LOW }}=0 \mathrm{~V}$ to 5 V , Fullscale $=5 \mathrm{~V}, 0.1 \%=5 \mathrm{mV}$.
8. For $\mathrm{V}_{\text {HIGH }}=-1.5 \mathrm{~V}$ to 7 V , For $\mathrm{V}_{\text {LOW }}=-2.0 \mathrm{~V}$ to 6.5 V , Fullscale $=8.5 \mathrm{~V}, 0.1 \%=8.5 \mathrm{mV}$
9. Shorting the output to a voltage outside the specified range may damage the output.
10. $\mathrm{V}_{\mathrm{CC}}=9.9 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.1 \mathrm{~V}$.
11. $\mathrm{V}_{\text {HIGH }}$ to $\mathrm{V}_{\text {LOW }}$ Interaction is measured as the change in $\mathrm{V}_{\text {OUT }}$ (the active channel) due to a change in the inactive channel. $\mathrm{V}_{\text {HIGH }}$ Interaction at 250 mV is measured as the deviation from 1 V as $\mathrm{V}_{\text {LOW }}$ is changed from 0 V to 750 mV (Referred to $\mathrm{V}_{\text {OUT }}$ ). V $\mathrm{V}_{\text {Low }}$ Interaction at 250 mV is measured as the deviation from 0 V as $\mathrm{V}_{\text {HIGH }}$ is changed from 1 V to 250 mV (Referred to $\mathrm{V}_{\text {OUT }}$ ).
12. 0 V to $3 V$ Step, 200 ns period, Pulse Width is varied from 5 ns to 195 ns .
13. End Point Gain Deviation is the percent deviation of Gain calculated in 0.5 V steps at the extremes of output voltage range. For example in the $\mathrm{V}_{\text {HIGH }}$ range 5.7 V to 6.7 V , Gain is calculated for $\mathrm{V}_{\text {HIGH }}=5.7 \mathrm{~V}$ to 6.2 V (Note 15) and $\mathrm{V}_{\text {HIGH }}=6.2 \mathrm{~V}$ to 6.7 V (Note 15) the difference in gain is calculated and converted to a percentage. The voltage ranges tested are: $\mathrm{V}_{\text {HIGH }}=-1.5 \mathrm{~V}$ to -0.5 V (Note 15 ) and 5.7 V to 6.7 V (Note 15), $\mathrm{V}_{\text {LOW }}$ $=-2.0 \mathrm{~V}$ to -1.0 V (Note 15 ) and 5.5 V to 6.5 V (Note 15).
14. $\mathrm{V}_{\text {HIGH }}$ End Point Gain Error is the $\mathrm{V}_{\text {OUT }}$ absolute error from ideal for a $\mathrm{V}_{\text {HIGH }}$ change from 6.7 V to 7.0 V (Note 15 ).
15. Input voltages $\mathrm{V}_{\text {HIGH }}$ and $\mathrm{V}_{\text {LOW }}$ are corrected for Offset Voltage and 7.5 V Full Scale Gain Error.
16. Minimum Pulse Width is measured $50 \%$ to $50 \%$ of specified amplitude with pulse peak at $90 \%$ of amplitude.
17. Test is performed into a $50 \Omega$ load with a 3 V step. Measurement is made from the $50 \%$ of input to $50 \%$ of output.
18. Dynamic Output Resistance will be higher (typical $48.5 \Omega$ ) than DC Output Resistance.

## Application Information

The HFA5251 is a pin driver designed for use in automatic test equipment (ATE) and high speed pulse generators. Pin drivers, especially those with very high-speed performance, have generally been implemented with discrete transistors (sometimes GaAs) on a circuit board or in a hybrid. Recent IC process improvements, specifically Intersil's UHF1 process [1], have enabled the manufacturing of this 800 MHz silicon monolithic pin driver.

The ultra high speed performance of the HFA5251 is a result of UHF1 process leverages: low parasitic collector-tosubstrate capacitance of the bonded wafer, low collector-tobase parasitic capacitance of the self-aligned base/emitter technology and ultra high $\mathrm{f}_{\mathrm{T}}$ NPN $(8 \mathrm{GHz})$ and PNP $(5.5 \mathrm{GHz})$ poly-silicon transistors.

## Functional Block Diagram

The HFA5251 functional block diagram is shown in Figure 1.


FIGURE 1. BLOCK DIAGRAM
The control inputs, DATA and DATA, determine the output level. If DATA is at logic " 1 " and DATA is at logic " 0 ", the output level will be the same as $\mathrm{V}_{\text {HIGH }}$. If DATA is at logic " 0 " and DATA is at logic " 1 ", the output will be the same as $V_{\text {LOW. }}$. The control inputs, HiZ and $\overline{\mathrm{HiZ}}$, make the output either active or high-impedance. If HiZ is at logic "1" and HiZ is at logic " 0 ", the output will be in high impedance mode. If HiZ is at logic " 0 " and $\overline{\mathrm{HiZ}}$ is at logic " 1 ", the output will be enabled. The output impedance in the enabled mode is trimmed to $50 \Omega$.

## Circuit Schematic

The Pin Driver circuit consists of a switch, an output buffer, and two differential control elements as shown in Figure 2.

A two stage approach, separating the switch from the output buffer, allows the speed and accuracy requirements of the switch to be de-coupled from the load driving capability of the buffer.

The patent pending switch circuitry[2] uses cascaded emitter followers as input buffers and also to switch the input $\mathrm{V}_{\text {HIGH }}$ and V LOW to node VSO. Dual differential pairs controlled by the data timing (DATA and $\overline{\text { DATA }}$ ) direct current to select either the $\mathrm{V}_{\text {HIGH }}$ or $\mathrm{V}_{\text {LOW }}$ switch. Matching transistor types and transdiodes improve linearity and lowers the voltage
offset and offset drift. Stacking two emitter-base junctions allows the $\mathrm{V}_{\mathrm{HIGH}}$ to $\mathrm{V}_{\text {LOW }}$ range to be extended to two BVebo's of the process. The speed of the pin driver is largely determined by the current flowing through the switch stage and the collector-base capacitance of the output stage transistors connected to the node VSO.

The output stage consists of cascaded emitter followers constructed in a typical push-pull manner as shown in Figure 2. However, transdiodes are added to increase the voltage breakdown characteristics of the output during high impedance mode. HiZ and HiZ control the mode of the output stage. A trimmed, NiCr resistor is added to provide the $50 \Omega$ output impedance.

Overall, a symmetry of device types and paths is constructed to improve slew and delay symmetry. Both the $\mathrm{V}_{\text {HIGH }}$ to $\mathrm{V}_{\text {OUT }}$ path and the $\mathrm{V}_{\text {LOW }}$ to $\mathrm{V}_{\text {OUT }}$ path contain three NPN and three PNP transistors operating at similar collector currents. Thus the transient response of $\mathrm{V}_{\text {HIGH }}$ to $\mathrm{V}_{\text {LOW }}$ and $\mathrm{V}_{\text {LOW }}$ to $\mathrm{V}_{\text {HIGH }}$ are kept symmetrical. Also, a trimmable current reference (not shown) allows the AC parameters to be adjusted to maintain unit to unit consistency.

## Speed Advantage

Intersil Pin Drivers on bonded-wafer technology definitely have a speed advantage, coming from the low collector-tosubstrate capacitance and the high $\mathrm{f}_{\mathrm{T}}$ of the transistors. In addition, the patent-pending switching stage which fits uniquely to Intersil's UHF1 process is another big contributor for the high speed. This switching circuitry requires low seriesresistance NPN and PNP transdiodes available in UHF1. The rise and fall times of the pin driver are largely determined by the slew rate at the node VSO in Figure 2. The dominant mechanism for the slew rate is the charging/discharging of the collector-base capacitors of the transistors connected to the node VSO. The charging/discharging currents are coming from the switching stage current sources. The fast rise and fall times are achieved because of the negligible collector-tosubstrate capacitance and the small base-collector capacitance due to the self-aligned recessed oxide [1].


FIGURE 2. CIRCUIT SCHEMATIC


FIGURE 3. OUTPUT RESPONSE WITH VARIOUS VLow AND $\mathrm{V}_{\text {HIGH }}$ CONDITIONS

The DATA/DATA differential stage is not a factor for the speed if its current sources have enough current not to bottleneck the transient. However it should be noted that the propagation delay mismatch is determined by this stage. Sufficient current is allocated to the differential stage current sources to best match the low-to-high and high-to-low transient propagation delays.

Figure 3 shows various output responses, 0 V to $1 \mathrm{~V}, 0 \mathrm{~V}$ to 3 V , 0 V to 5 V , and -2 V to 7 V (full swing). The load condition is a 16 inch $50 \Omega$ SMA cable with a $5 p F$ capacitor at the end of the cable. The rise/fall time with $5 \mathrm{~V}_{\mathrm{P}-\mathrm{p}}$ is typically 1.45 ns for the HFA5251. Pin drivers, built out of the same circuit structure as shown in Figure 2, can be made faster by trimming for a
higher power supply current. Currently the pin driver has rise/fall times of less than $1 \mathrm{~ns}\left(10 \%\right.$ to $90 \%$ of $5 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ ) when $\mathrm{I}_{\mathrm{CC}}$ is trimmed to 125 mA . Further speed enhancement will be made if there is a market demand.

## Basic ATE System Application

Figure 3 shows a pin driver in a typical per-pin ATE system. The pin driver works closely with the dual-level comparator and the active load. When the DUT pin acts as an input waiting for a series of digital signals, the pin driver becomes active with a logic " 0 " applied on the HiZ pin and provides the DUT pin with digital signals. When the DUT pin acts as an output, the pin driver output will be in high impedance mode (HiZ) with a logic " 1 " applied to the "HiZ" pin of the pin driver. During this high impedance mode the pin driver presents a capacitance of less than 5 pF to the DUT. Special care has to be taken to match the impedance (to $50 \Omega$ ) at the pin driver output to minimize reflections.

The dual level comparator detects the logic levels of the DUT pin when it acts as an output. The comparator has two threshold level inputs, VCH and VCL. The logic level information of DUT pin output is sent to the edge/window comparator through the dual level comparator. The edge/window comparator interprets this information in terms of corresponding transient performance in conjunction with the timing information. Thus it detects any possible failure transients.

The formatter sends a sequence of digital information to the pin driver which contains logic information over time. The active load is enabled when the DUT pin acts as an output. It simulates the load of the DUT pin by sinking or sourcing programmed current. Finally the sequencer controls the overall activities of the automatic testing.

## Decoupling Circuit for Oscillation-Free Operation

To insure the oscillation-free operation in ATE or pulse generator applications, the pin driver needs an appropriate decoupling circuit on a printed circuit board which consists of
chip capacitors and chip resistors. Figures 5 and 6 refer to a proven decoupling circuit currently working in the lab and a 1X scale film of its associated PC board (metal level).

The control pins, DATA, DATA, HiZ, and HiZ are fed ECL signals through $50 \Omega$ micro-strip lines terminated with $50 \Omega$ for impedance matching since the input impedance at these pins is much higher than $50 \Omega$. At the end of the micro-strip lines there is usually a high-speed pulse generator with an output impedance of $50 \Omega$. A $50 \Omega$ micro-strip line is connected to each of the pins, DATA and $\overline{\mathrm{HiZ}}$ through a $50 \Omega$ chip resistor to monitor the pulse signals.


FIGURE 4. TYPICAL ATE SYSTEM


FIGURE 5. DECOUPLING CIRCUIT OF 28 PIN SOIC HFA5251 FOR OSCILLATION-FREE OPERATION


FIGURE 6. 1X FILM OF THE EVALUATION BOARD METAL
The two input voltage pins, $\mathrm{V}_{\text {HIGH }}$ and $\mathrm{V}_{\text {LOW }}$, need to be protected from any capacitively coupled AC noise. Normally this protection can be achieved by having a low pass filter consisting of a $50 \Omega$ chip resistor and a 470 pF chip capacitor. Without this protection circuit the pin driver may oscillate due to signals fed back from the output through the PC board ground.

The power supply pins, $\mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2}, \mathrm{~V}_{\mathrm{EE} 1}$, and $\mathrm{V}_{\mathrm{EE} 2}$, require decoupling chip capacitors of $470 \mathrm{pF}, 0.1 \mu \mathrm{~F}, 10 \mu \mathrm{~F}$. Having decoupling capacitors close to $\mathrm{V}_{\mathrm{CC} 2}$ and $\mathrm{V}_{\mathrm{EE} 2}$ is
essential since large AC current will flow through either $\mathrm{V}_{\mathrm{CC} 2}$ or $\mathrm{V}_{\mathrm{EE} 2}$ during transients.

The output of the pin driver is usually connected to the device-under-test (DUT) through $50 \Omega$ micro-strip line and coaxial cable which carries the signal to a high input impedance DUT pin.

## References

1. Chris K. Davis et. al., "UHF1: A High Speed Complementary Bipolar Analog Process on SOI," Bipolar Circuits and Technology Meeting Proceedings, pp260-263, October 1992.
2. Donald K. Whitney Jr., "Symmetrical, High Speed, Voltage Switching Circuit," United States Patent Pending, Filed November 1991.

## Definition of Terms

## $V_{O H}$ and $V_{O L}$

Output High Voltage and Output Low Voltage. $\mathrm{V}_{\mathrm{OH}}$ is the voltage at $\mathrm{V}_{\text {OUT }}$ when the HiZ input is Low and the DATA input is High. $\mathrm{V}_{\mathrm{OL}}$ is the voltage at $\mathrm{V}_{\mathrm{OUT}}$ when HiZ is Low and DATA is Low. The $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ levels are set with the $V_{\text {HIGH }}$ and $V_{\text {LOW }}$ inputs respectively.

## Offset Voltage

Offset Voltage is the DC error between the voltage placed on $\mathrm{V}_{\text {HIGH }}$ or $\mathrm{V}_{\text {LOW }}$ and the resulting $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$. $\mathrm{V}_{\text {HIGH }}$ Offset Voltage Error is obtained by measuring $\mathrm{V}_{\mathrm{OH}}$ with $\mathrm{V}_{\text {HIGH }}$ set to 0 V and $\mathrm{V}_{\text {LOW }}$ set to -2.5 V to minimize interaction effects. VLOW Offset Voltage Error is the measurement of $\mathrm{V}_{\mathrm{OL}}$ with $\mathrm{V}_{\text {LOW }}$ set to 0 V and $\mathrm{V}_{\text {HIGH }}$ set to +7.5 V .

## Gain

Gain is defined as the ratio of output voltage change to input voltage change for a defined range. $\mathrm{V}_{\text {HIGH }}$ Gain is calculated with the following equation with $\mathrm{V}_{\text {LOW }}$ fixed at -2.5 V

$$
\mathrm{V}_{\mathrm{HIGH}} \mathrm{GAIN}=\frac{\mathrm{V}_{\mathrm{OH}}\left(\mathrm{~V}_{\mathrm{HIGH}} \text { at } 6.5 \mathrm{~V}\right)-\mathrm{V}_{\mathrm{OH}}\left(\mathrm{~V}_{\mathrm{HIGH}} \text { at }-1 \mathrm{~V}\right)}{7.5}
$$

$\mathrm{V}_{\text {LOW }}$ Gain is calculated in a similar manner.
$\mathrm{V}_{\text {LOW }}$ GAIN $=\frac{\mathrm{V}_{\text {OL }}\left(\mathrm{V}_{\text {LOW }} \text { at } 6 \mathrm{~V}\right)-\mathrm{V}_{\mathrm{OL}}\left(\mathrm{V}_{\text {LOW }} \text { at }-1.5 \mathrm{~V}\right)}{7.5}$
$\mathrm{V}_{\mathrm{HIGH}}$ is held fixed at 7.5 V . These Gain calculations minimize the effects of Interaction and End Point Nonlinearities.

## Linearity Error

Linearity Error is a measure of output voltage worst case deviation from a straight line that has been corrected for offset and 7.5V Gain. Linearity Error is given as a percentage of fullscale and is done in two ranges 5 V and
8.5V. Data is measured at 0.5 V steps from -1.5 V to 7 V for $\mathrm{V}_{\mathrm{HIGH}}$ and -2 V to 6.5 V for $\mathrm{V}_{\text {LOW }}$. The Linearity Error equation is as follows for 8.5 V fullscale:
$\mathrm{V}_{\text {OUT }}($ IDEAL $)=\frac{\mathrm{V}_{\text {OUT }}}{\text { GAIN }}-$ OFFSET
LINEARITYERROR $=\frac{\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {OUT }}(\text { IDEAL })}{8.5}$
The Linearity Error equation is as follows for 5V fullscale:
LINEARITY ERROR $=\frac{\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {OUT }}(\text { IDEAL })}{5}$
Linearity Error is calculated for every data point in the range and the worst case value is recorded.

## End Point Deviation

End Point Deviation is the percent change of gain in the 1 V range at the extremes of output voltage. Gain is calculated for each 0.5 V step and then compared to the adjacent step for a percentage change. This specification is designed to quantify the amount of curvature present at the end points of output swing. $\mathrm{V}_{\text {HIGH }}$ and $\mathrm{V}_{\text {LOW }}$ inputs are corrected for gain and offset to provide more accurate $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ levels. For example $\mathrm{V}_{\mathrm{OH}}$ End Point Deviation is tested in the range 5.7V to 6.7 V as shown below:

$$
\begin{aligned}
& \operatorname{GAIN}_{6.7-6.2}=\frac{\mathrm{V}_{\mathrm{OH}}\left(\mathrm{~V}_{\mathrm{HIGH}} \text { at } 6.7 \mathrm{~V}\right)-\mathrm{V}_{\mathrm{OH}}\left(\mathrm{~V}_{\mathrm{HIGH}} \text { at } 6.2 \mathrm{~V}\right)}{0.5} \\
& \operatorname{GAIN}_{6.2-5.7}=\frac{\mathrm{V}_{\mathrm{OH}}\left(\mathrm{~V}_{\mathrm{HIGH}} \text { at } 6.2 \mathrm{~V}\right)-\mathrm{V}_{\mathrm{OH}}\left(\mathrm{~V}_{\mathrm{HIGH}} \text { at } 5.7 \mathrm{~V}\right)}{0.5} \\
& \text { END POINT DEVIATION }=\left|\mathrm{GAIN}_{6.7-6.2}-\mathrm{GAIN}_{6.2-5.7}\right| \times 100
\end{aligned}
$$

## End Point Gain Error

End Point Gain Error (EPGE) is the $\mathrm{V}_{\text {OUT }}$ absolute error in millivolts for a $\mathrm{V}_{\mathrm{HIGH}}$ change from 6.7 V to 7 V . The $\mathrm{V}_{\mathrm{HIGH}}$ input is corrected for gain and offset to provide a more accurate $\mathrm{V}_{\mathrm{OH}}$ level.
$\mathrm{EPGE}=\mathrm{V}_{\mathrm{OH}}\left(\mathrm{V}_{\mathrm{HIGH}}\right.$ at 7 V$)-\mathrm{V}_{\mathrm{OH}}\left(\mathrm{V}_{\mathrm{HIGH}}\right.$ at 6.7 V$)-0.3$

## $V_{\text {HIGH }}$ to $V_{\text {LOW }}$ Interaction

$\mathrm{V}_{\text {HIGH }}$ to $\mathrm{V}_{\text {LOW }}$ Interaction is the change in $\mathrm{V}_{\text {OUT }}$ (the active channel) due to the inactive channel. $\mathrm{V}_{\text {HIGH }}$ Interaction is measured as the change in $\mathrm{V}_{\mathrm{OH}}$ from 1 V as $\mathrm{V}_{\mathrm{LOW}}$ is moved from 0 V to 750 mV (V $\mathrm{V}_{\mathrm{LOW}}$ is corrected for gain and offset errors). $\mathrm{V}_{\text {LOW }}$ Interaction is measured as the change in $\mathrm{V}_{\mathrm{OL}}$ from 0 V as $\mathrm{V}_{\text {HIGH }}$ is moved from 1 V to 250 mV (with $\mathrm{V}_{\text {HIGH }}$ corrected for gain and offset errors). The minimum recommended difference between $\mathrm{V}_{\text {HIGH }}$ and $\mathrm{V}_{\text {LOW }}$ for the HFA5251 is 250 mV .

## Typical Performance Curves



FIGURE 7. LARGE SIGNAL RESPONSE


FIGURE 9. MINIMUM PULSE WIDTH


FIGURE 11. $\mathrm{V}_{\text {HIGH }} / \mathrm{V}_{\text {LOW }}$ INTERACTION, $\mathrm{V}_{\text {HIGH }}$ ACTIVE (NOMINAL 1.0V)


FIGURE 8. SMALL SIGNAL RESPONSE


FIGURE 10. GAIN ERROR (FULLSCALE $=8.5 \mathrm{~V}$ )


FIGURE 12. $\mathrm{V}_{\text {HIGH }} / \mathrm{V}_{\text {LOW }}$ INTERACTION, $\mathrm{V}_{\text {LOW }}$ ACTIVE (NOMINAL 0.0V)

## Die Characteristics

DIE DIMENSIONS:
$2670 \mu \mathrm{~m} \times 1730 \mu \mathrm{~m} \times 525 \mu \mathrm{~m}$
METALLIZATION:
Type: Metal 1: Cu (2\%) SiAI/TiW
Thickness: Metal 1: 8k $\AA \pm 0.4 \mathrm{k} \AA$
Backside: Gold
Type: Metal 2: Cu (2\%) AI
Thickness: Metal 2: 16k $\AA \pm 0.8 \mathrm{k} \AA$

## PASSIVATION:

Nitride, $4 \mathrm{k} \AA \pm 0.5 \mathrm{k} \AA$
TRANSISTOR COUNT:
115
SUBSTRATE POTENTIAL:
Floating

Metallization Mask Layout


All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

## Sales Office Headquarters

NORTH AMERICA
Intersil Corporation
P. O. Box 883, Mail Stop 53-204

Melbourne, FL 32902
TEL: (321) 724-7000
FAX: (321) 724-7240

## EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

ASIA
Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 227169310
FAX: (886) 227153029

