

NOT RECOMMENDED FOR NEW DESIGNS
See HI1178

# HI20206

Triple 8-Bit, 35 MSPS, RGB, 3-Channel D/A Converter

August 1997

#### Features

- Resolution ......Triple 8-Bit
- Maximum Conversion Speed . . . . . . . . . . . 35MHz
- RGB 3-Channel Input/Output
- Digital Input Voltage ......TTL Level
- +5V Single Power Supply
- Direct Replacement for Sony CX20206

# **Applications**

- Digital TV
- Graphics Display
- High Resolution Color Graphics
- Video Reconstruction
- Instrumentation
- Image Processing
- I/Q Modulation

# Description


The HI20206 is a triple 8-bit, high-speed, bipolar D/A converter designed for video band use. It has three separate, 8-bit pixel inputs, one each for red, green, and blue video data. A single 5.0V power supply and pixel clock input is all that is required to make the device operational. A bias voltage generator is internal. For lower CMOS power consumption, refer to the HI1178.


# **Ordering Information**

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.	
HI20206JCP	-20 to 75	42 Ld PDIP	E42.6B-S	

#### **Pinout**

#### HI20206 (PDIP) TOP VIEW





# Pin Descriptions

PIN NO.	SYMBOL	EQUIVALENT CIRCUIT	DESCRIPTION
1 To 20 39 To 42	R1 To R8 G1 To G8 B1 To B8	39 - 42 1 ~ 20 37)	Digital Input pin. From pins 39 to 42 and from 1 to 4 are for RED. R1 is MSB and R8 is LSB. From pins 5 to 12 are for GREEN. G1 is MSB and G8 is LSB. From pins 13 to 20 are for BLUE. B1 is MSB and B8 is LSB.
21	CLK	21 21 DV <sub>CC</sub> (22) (2) (37) DGND	Clock Input pin.
22	DV <sub>CC</sub>		Digital V <sub>CC</sub> .
23 24	NC		No Connect.
25	AGND		Analog GND.
26	VSET	AV <sub>CC</sub> (29) 54K (26) AGND	Bias Input pin. Normally, apply 0.8V.
27	VREF	AV <sub>CC</sub> 29 27 20P AGND	Internal Reference Voltage Output pin 1.2V (Typ). A pulldown resistance is necessary externally.

# Pin Descriptions (Continued)

PIN NO.	SYMBOL	EQUIVALENT CIRCUIT	DESCRIPTION
28	NC		No Connect.
29	AV <sub>CC</sub>		Analog V <sub>CC</sub> .
30	NC		Vacant pin but connect to AV <sub>CC</sub> (Note 1).
31	BOUT	AV <sub>CC</sub> 29  R <sub>O</sub> 31  AGND	Analog Output pin for BLUE.
32	NC		Vacant pin but connect to AV <sub>CC</sub> (Note 1).
33	GOUT	AV <sub>CC</sub> 29  R <sub>O</sub> 33  AGND	Analog Output pin for GREEN.
34	NC		Vacant pin but connect to AV <sub>CC</sub> (Note 1).
35	ROUT	AV <sub>CC</sub> 29  R <sub>O</sub> 35  AGND	Analog Output pin for RED.
36	NC		Vacant pin but connect to AV <sub>CC</sub> (Note 1).
37	DGND		Digital GND.
38	NC		No Connect.

## NOTE:

<sup>1.</sup> Pins 30, 32, 34 and 36 are vacant, but in order to reduce interference between the individual RGB outputs, connect them to  $AV_{CC}$ .

### HI20206

### **Absolute Maximum Ratings**

# 

#### **Thermal Information**

Thermal Resistance (Typical, Note 2)	$\theta_{JA}$ (°C/W)
PDIP Package	70
Maximum Storage Temperature Range (TSI	<sub>FG</sub> )65 <sup>o</sup> C to 150 <sup>o</sup> C
Maximum Lead Temperature (Soldering 10s	s)300 <sup>0</sup> C

#### **Recommended Operating Conditions**

Supply Voltage	
$AV_{CC}$ , $DV_{CC}$	4.5V to 5.5V
AV <sub>CC</sub> -DV <sub>CC</sub>	0.2V to 0.2V
AGND-DGND	0.05V to 0.05V
Digital Input Voltage	
H Level (V <sub>IH</sub> , V <sub>CLKH</sub> )	2.0V to DV <sub>CC</sub>
L Level (V <sub>IL</sub> , V <sub>CLKL</sub> )	DGND to 0.8V
V <sub>SET</sub> Input Voltage (V <sub>SET</sub> )	0.7V to 0.9V
V <sub>REF</sub> Pin Current (I <sub>REF</sub> )	3mA to -0.4mA
Clock Pulse Width	
t <sub>PW1</sub>	15ns
t <sub>PW0</sub>	
Temperature Range (T <sub>OPR</sub> )	40°C to 85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

2.  $\theta_{\mbox{\scriptsize JA}}$  is measured with the component mounted on an evaluation PC board in free air.

# 

				TEST				
PAR	AMETER		SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Resolution		RSL		-	8	-	Bit	
Monotonic			MNT		-	Guarantee	-	-
Differential Linearity E	rror		DLE	V <sub>SET</sub> - AGND = 0.8V,	-0.5	-	0.5	LSB
Integral Linearity Erro	r		ILE	R <sub>L</sub> > 10kΩ	-0.4	-	0.4	% of Full Scale
Maximum Conversion	Speed		f <sub>MAX</sub>	$V_{SET}$ - AGND = 0.8V,	35	-	-	MHz
Full Scale Output Volt	tage (Note 3	)	V <sub>OFS</sub>	$R_L > 10k\Omega$ , $C_L < 20pF$	0.85	1.0	1.15	V <sub>P-P</sub>
RGB Output Voltage I	Full Scale R	atio (Note 4)	FSR	]	0	4	8	%
Output Zero Offset Vo	oltage		V <sub>OFFSET</sub>	]	-40	-6	0	mV
Output Resistance			RO		270	340	420	Ω
Dissipation Current		I <sub>D</sub>	$V_{SET}$ - AGND = 0.8V, R <sub>L</sub> > 10kΩ, I <sub>REF</sub> = -400μA	54	72	90	mA	
Digital Data Input	H Level	Upper 2 Bits	I <sub>IH(U)</sub>	$V_I = DV_{CC}$	-	1.2	20	μΑ
Current		Lower 6 Bits	I <sub>IH(L)</sub>	1	-	0.6	10	μΑ
	L Level	Upper 2 Bits	I <sub>IL(U)</sub>	V <sub>I</sub> = DGND	-10	0	10	μΑ
		Lower 6 Bits	I <sub>IL(U)</sub>	1	-10	0	10	μΑ
Clock Input Current	•	H Level	I <sub>CLKH</sub>	V <sub>CLK</sub> = DV <sub>CC</sub>	-	3	30	μΑ
		L Level	I <sub>CLKL</sub>	V <sub>CLK</sub> = DGND	-10	0	10	μΑ
V <sub>SET</sub> Input Current		I <sub>SET</sub>	V <sub>SET</sub> - AGND = 0.8V	-5	-0.3	0	μΑ	
Internal Reference Voltage		V <sub>REF</sub>	I <sub>REF</sub> = -400μA	1.08	1.20	1.32	V	
Set-Up Time			t <sub>S</sub>		12	-	-	ns
Hold Time		t <sub>H</sub>		3	-	-	ns	
Crosstalk Among R, G and B		СТ	D/A OUT: $1V_{P-P}$ , $R_L>10k\Omega$ , $C_L<20pF$ , $f_{DATA}=7MHz$ , $f_{CLK}=14MHz$ , See Figure 5	-	-40	-33	dB	

 $\textbf{Electrical Specifications} \hspace{0.3cm} \textbf{T}_{A} = 25^{o} \textbf{C}, \, \textbf{AV}_{CC} = \textbf{DV}_{CC} = 5 \textbf{V}, \, \textbf{AGND} = \textbf{DGND} = \textbf{0V} \hspace{0.3cm} \textbf{(Continued)}$ 

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Glitch Energy	GE	$V_{SET}$ - AGND = 0.8V, R <sub>L</sub> >10k $\Omega$ , f <sub>CLK</sub> = 1MHz, Digital Ramp Output, See Figure 6 (Note 5)	-	160	-	pV/s
Rise Time (Note 6)	t <sub>r</sub>	V <sub>SET</sub> - AGND = 0.8V	-	5.5	-	ns
Fall Time (Note 6)	t <sub>f</sub>	See Figure 4	-	5.0	-	ns
Settling Time	t <sub>SET</sub>		-	16	-	ns

#### NOTES:

- 3. AV<sub>CC</sub> V<sub>O</sub>.
- 4. Maximum value among  $100 \times \left| \frac{V_{OFS(R)}}{V_{OFS(G)}} 1 \right|, 100 \times \left| \frac{V_{OFS(G)}}{V_{OFS(B)}} 1 \right|, \text{ or } 100 \times \left| \frac{V_{OFS(B)}}{V_{OFS(R)}} 1 \right|.$
- 5. Observe the glitch which is generated when the digital input varies as follows:
- 6. The time required for the D/A OUT to arrive at 90% of its final value from 10%.

#### **INPUT CORRESPONDING TABLE**

	INPUT CODE		OUTPUT VOLTAGE
MSB		LSB	
	11111111		V <sub>CC</sub> + V <sub>OFFSET</sub>
	•		
	•		
	•		
	10000000		V <sub>CC</sub> + V <sub>OFFSET</sub> -0.5V
	•		•
	•		•
	•		•
	00000000		V <sub>CC</sub> + V <sub>OFFSET</sub> -1.0V

NOTE: In case the output voltage full scale is 1V (1 LSB = 3.92mV).

## **Test Circuits**




FIGURE 1. DIFFERENTIAL LINEARITY AND INTEGRAL LINEARITY TEST CIRCUITS

# Test Circuits (Continued)




FIGURE 2. MAXIMUM CONVERSION RATE TEST CIRCUIT




FIGURE 3. OUTPUT VOLTAGE FULL SCALE PRECISION, RGB OUTPUT VOLTAGE FULL SCALE RATIO, AND OUTPUT ZERO OFFSET VOLTAGE TEST CIRCUITS






FIGURE 4. SET-UP TIME, HOLD TIME, AND RISE AND FALL TIME TEST CIRCUITS




Measuring Method, in case the measuring crosstalk of  $G \rightarrow R$ :

- 1. Apply the data to G only, and measure the power of the frequency component of the data at  $R_{\mbox{\scriptsize OUT}}$ .
- 2. Apply the data to R only, and measure the power of the frequency component of the data at  $R_{\mbox{OUT}}$ .
- 3. Take the difference of the above two powers; the unit is in dB.

FIGURE 5. CROSSTALK AMONG R, G, AND B TEST CIRCUIT



# Timing Diagram



NOTE: At the time  $t=t_X$ , the data of individual bits are switched and thereafter, when the CLK becomes  $L\to H$  at  $t=t_2$ , the D/A OUT is varied synchronous with it. That is, the D/A OUT is synchronous with the rise of the CLK. [In this case, fetching of the data is carried out at the fall of the CLK (at the time when  $t=t_{12}$ )].

NOTE: At the time  $t = t_Y$ , the data of individual bits are switched and thereafter when the CLK becomes  $L \to H$  at  $t = t_4$ , the D/A OUT is varied synchronous with it. That is, the D/A OUT is synchronous with the rise of the CLK. [In this case, fetching of the data is carried out at the fall of the CLK (at the time when  $t = t_4$ )].

FIGURE 8. TIMING CHART

## Notes On Use

(1) Setting of pin 26 (V<sub>SET</sub>)

The full scale of the D/A output voltage changes by applying voltage to pin 26 ( $V_{SET}$ ). When load is connected to pin 27 ( $V_{REF}$ ), DC voltage of 1.2V is issued and the said voltage is dropped to 0.8V by resistance division.

When the 0.8V is applied to pin 26 ( $V_{SET}$ ), the D/A output of  $1V_{P-P}$  can be obtained.

(Example of use):




FIGURE 9.

(Adjustment Method)

1. The resistance R is determined in accordance with the recommended operating condition of  $I_{REF}$ , (current flowing through resistance R).

See R vs I<sub>REF</sub> of Figure 14. The calculation expression is as follows:

 $R = V_{REF}/I_{REF}$ .

2. Adjust the volume so that the RGB output voltage full scale becomes 1V.

(At this point, it becomes R1: R2 = 1:2).




FIGURE 10. RESISTANCE vs V<sub>REF</sub> PIN CURRENT

#### (2) Phase Relationship Between Data and Clock

In order to obtain the desired characteristics as a D/A converter, it is necessary to set the phase relationship correctly between the externally applied data and clock.

Satisfy the standard of the set-up time ( $t_S$ ) and hold time ( $t_H$ ) indicated in the electrical characteristics. As to the meaning of  $t_S$  and  $t_H$ , see the timing chart.

Moreover, the clock pulse width is desired to be as indicated in the recommended operating condition.

#### (3) Regarding the Load of D/A Output Pin

Receive the D/A output of the next stage with high impedance. In other words perform so that it becomes as follows:

$$R_L > 10k\Omega$$
  
 $C_L < 20pF$ .

The temperature characteristics indicated in the characteristics diagram has been measured under this condition.

However, when it is made  $R_L \leq 10 k\Omega$  the temperature characteristics may change considerably. In addition, when it is made to  $C_L \geq 20 pF$ , the rise and fall of the D/A output become slow and will not operate at high speed.

#### (4) Noise Reduction Measures

As the D/A output voltage is a minute voltage of approximately 4mV per one step, ingenuity is required in reducing the noise entering from the outside of the IC as much as possible. Therefore, use the items given below as reference.

- When mounting onto the printed board, allow as much space as possible to the ground surface and the V<sub>CC</sub> surface on the board and reduce the parasitic inductance and resistance.
- It is desirable that the AGND and DGND be separated in the pattern on the board. It is similar with AV<sub>CC</sub> and DV<sub>CC</sub>. As shown in the diagram below, for example, it is recommended that the wiring to the electric supply of AGND and DGND as also AV<sub>CC</sub> and DV<sub>CC</sub> be conducted separately, and then making AGND and DGND as also AV<sub>CC</sub> and DV<sub>CC</sub> in common right near the power supply respectively.
- Insert in parallel a 47μF tantalum capacitor and a 100pF ceramic capacitor between the V<sub>CC</sub> surface on the printed board and the nearmost ground surface. (A of diagram below). It is also desirable to insert the above between the V<sub>CC</sub> surface near the pin of the IC and the ground surface (see Figure 11). They are bypass capacitors to prevent bad effects from occurring to the characteristics when the power supply voltage fluctuates due to the clock, etc.

It is recommended to reduce noise which overlaps the D/A output by inserting a capacitor of over  $0.1\mu F$  between pin 25 (AGND) and pin 26 (V<sub>SET</sub>).





FIGURE 11.

# Typical Performance Curves







FIGURE 12. OUTPUT VOLTAGE FULL SCALE vs  $V_{\mbox{\footnotesize SET}}$  - AGND

FIGURE 13. OUTPUT ZERO OFFSET VOLTAGE vs V<sub>SET</sub> - AGND







FIGURE 14. OUTPUT VOLTAGE FULL SCALE vs AMBIENT TEMPERATURE

FIGURE 15. OUTPUT ZERO OFFSET VS AMBIENT TEMPERATURE







FIGURE 16. OUTPUT VOLTAGE FULL SCALE vs POWER SUPPLY VOLTAGE

FIGURE 17. OUTPUT ZERO OFFSET VOLTAGE vs POWER SUPPLY VOLTAGE

# Typical Performance Curves (Continued)






FIGURE 18. INTERNAL REFERENCE VOLTAGE VS AMBIENT TEMPERATURE

FIGURE 19. INTERNAL REFERENCE VOLTAGE vs POWER SUPPLY VOLTAGE




FIGURE 20. CROSSTALK AMONG R, G, AND B vs DATA RATE