

HI2315

10-Bit, 80 MSPS D/A Converter (Ultra-Low Glitch Version)

August 1997

Features						
•	Throughput Rate 80MHz					
•	Low Power150mW					
•	Single Power Supply					

• Differential Linearity Error ±0.5 LSB

- TTL/CMOS Compatible Inputs
- Built in Bandgap Voltage Reference
- · Power Down and Blanking Control Pins
- · Low Glitch
- Pin Compatible with Sony CXD2306
- Direct Replacement for Sony CXD2315Q

Applications

- Wireless Communications
- Direct Digital Frequency Synthesis
- Signal Reconstruction
- Test Equipment
- High Resolution Imaging and Graphics Systems


Description

The HI2315 is a 10-bit, 80MHz, high speed, low power CMOS D/A converter. The converter incorporates a 10-bit input data register with current outputs. The HI2315 includes a power down feature that reduces power consumption and a blanking control. The on-chip bandgap reference can be used to set the output current range of the D/A.

Ordering Information

PART NUMBER	TEMP. RANGE (^o C)	PACKAGE	PKG. NO.
HI2315JCQ	-20 to 75	32 Ld MQFP	Q32.7x7-S

Pinout



Functional Block Diagram (LSB) D0 4 LSBs D1 (24) 10 CURRENT D2 (32 D3 (25) AVSS D4 (2) LATCHES (23) IO DECODER D5 (3 6 MSBs D6 CURRENT 22) D7 ۷G (5)CELLS D8 (6[°] DECODER D9 (19) V_{REF} DV_{DD} (28) CURRENT CELLS (FOR FULL SCALE) BLK (10) (17) I_{REF} DV_{DD} (13) DV_{SS} (15) (21) AV_{DD} CLOCK **BIAS VOLTAGE** DV_{SS} (27) GENERATOR **GENERATOR BAND GAP** CLK (9 (20) AV_{DD} REFERENCE ۷B CE SREF

Pin Descriptions

PIN NO.	SYMBOL	EQUIVALENT CIRCUIT	DESCRIPTION
30 to 32 1 to 7	D0 to D9	30 DV _{DD} TO DV _{SS}	Digital Input.
10	BLK	DV _{DD} DV _{SS}	Blanking pin. No signal (0V output) at high and output state at low.
14	VB	DV _{DD} DV _{DD}	Connect a capacitor of approximately 0.1μF.
9	CLK	9 DV _{SS}	Clock pin.

Pin Descriptions (Continued)

PIN NO.	SYMBOL	EQUIVALENT CIRCUIT	DESCRIPTION
15, 27	DV _{SS}		Digital GND.
25	AV _{SS}		Analog GND.
17	I _{REF}	AV _{DD} o AV _{DD}	Connect resistance "16R" which is 16 times output resistance "R".
19	V _{REF}		Sets output full scale value.
22	VG	AV _{DD} 17 AV _{SS} AV _{DD} AV _{SS} AV _{SS}	Connect a capacitor of approximately 0.1µF.
20, 21	AV _{DD}		Analog V _{DD} .
24	Ю	AV _{DD}	Current Output pin. Output can be retrieved by connecting resistance. The standard is 200Ω .
23	īo	AV _{SS} AV _{DD} AV _{SS}	Inverted Current Output pin. Connect to GND normally.
13, 28	DV _{DD}		Digital V _{DD} .
11	CE	11 DV _{SS}	Chip Enable pin. No signal (0V output) at high makes power consumption minimum.
18	S _{REF}	AV _{DD} (18)	Independent Constant-Voltage Source Output pir using band gap reference. Stable voltage independent of the fluctuation for supply voltage car be obtained by connecting to V _{REF} . See Application Circuit 2 for details.

HI2315

Absolute Maximum Ratings $T_A = 25^{\circ}C$

Operating Conditions

. •	
Supply Voltage	
AV _{DD} , AV _{SS} 5	5.0V ±±0.25V
DV _{DD} , DV _{SS}	5.0V ±±0.25V
Reference Input Voltage (V _{REF})	.0.5V to 2.0V
Clock Pulse Width (t _{PW1} , t _{PW0})	6.25ns (Min)
Temperature Range (T _{OPR})2	20°C to 75°C

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} (O	C/W)
MQFP Package	12	2
Maximum Junction Temperature (MQFP Package)		50°C
Maximum Storage Temperature Range	65°C to 1	50°C
Maximum Lead Temperature (Soldering 10s)	3	00°C
(MQFP - Lead Tips Only)		

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $\theta_{\mbox{\scriptsize JA}}$ is measured with the component mounted on an evaluation PC board in free air.

 $\textbf{Electrical Specifications} \hspace{0.3cm} \textbf{T}_{A} = 25^{o} \text{C, f}_{CLK} = 80 \text{MHz, V}_{DD} = 5 \text{V, R} = 200 \Omega, \textbf{V}_{REF} = 2.0 \text{V, } 16 \text{R} = 3.3 \text{k} \Omega$

PARA	METER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Resolution		n		-	10	-	Bit
Maximum Conversion R	ate	f _{MAX}		80	-	-	MHz
Linearity Error		EL		-1.5	-	1.5	LSB
Differential Linearity Erro	or	ED		-0.5	-	0.5	LSB
Output Full-Scale Voltag	je	V _{FS}		1.8	1.94	2.0	V
Output Full-Scale Currer	nt	I _{FS}		9.0	9.7	10	mA
Output Off-Set Voltage		Vos		-	-	1	mV
Output Impedance				-	300	-	kΩ
Supply Current		I _{DD}		=	-	30	mA
Digital Input Current	High Level	I _{IH}		=	-	5	μΑ
	Low Level	I _{IL}		-5	-	-	μΑ
Digital Input Voltage	High Level	V _{IH}		2.45	-	-	V
	Low Level	V _{IL}		=	-	0.85	V
Accuracy Guarantee Ou	tput Voltage Range	V _{OC}		1.8	1.94	2.0	V
Setup Time		t _S		3.0	-	-	ns
Hold Time		tн		3.0	-	-	ns
Rise Time		t _r		5.0	-	-	ns
Propagation Delay Time		t _{PD}		-	5	-	ns
Glitch Energy		GE	$R_{OUT} = 200\Omega$, $2V_{P-P}$	=	-	30	pV/s
Differential Gain		DG		-	-	1.0	%
Differential Phase		DP		-	-	1.0	Degrees
S _{REF} Output Voltage		S _{REF}	$T_A = 25^{\circ}C$	1.0	1.2	1.4	V

Test Circuits




FIGURE 1. MAXIMUM CONVERSION RATE TEST CIRCUIT




FIGURE 2. DC CHARACTERISTICS TEST CIRCUIT




FIGURE 3. PROPAGATION DELAY TIME TEST CIRCUIT

Test Circuits (Continued)




FIGURE 4. SETUP HOLD TIME AND GLITCH ENERGY TEST CIRCUIT

Timing Diagram





TABLE 1. I/O CORRESPONDENCE TABLE (2.00V Output Full Scale Voltage)

	INPUT CODE								OUTPUT VOLTAGE	
MSB LSB										
1	1	1	1	1	1	1	1	1	1	2.0V
				:	:					
				•	•					
1	0	0	0	0	0	0	0	0	0	1.0V
				:						
				•	•					
0	0	0	0	0	0	0	0	0	0	0V

Typical Application Circuits




NOTE:

2. When 5.0V supply voltage (DV_{DD} and AV_{DD}). Digital input from pins 30 to 32 and pins 1 to 7. Pin 18 is Left Open When Using Normally. R1 = 200Ω , R2 = 3.3Ω (Resistance 16 Times R1), R3 = $3.0k\Omega$, R4 = $2.0k\Omega$, C = 0.1μ F.

FIGURE 5. APPLICATION CIRCUIT 1

Typical Application Circuits (Continued)



NOTE:

3. When 5.0V supply voltage (DV_{DD} and AV_{DD}). Digital input from pins 30 to 32 and pins 1 to 7. R1 = 200Ω , R2 = $2.0k\Omega$, C = 0.1μ F.

FIGURE 6. APPLICATION CIRCUIT 2

Typical Performance Curves




FIGURE 7. OUTPUT FULL SCALE VOLTAGE (V $_{\rm FS}$) vs REFERENCE VOLTAGE (V $_{\rm REF}$)





FIGURE 8. OUTPUT FULL SCALE VOLTAGE VS AMBIENT TEMPERATURE

Typical Performance Curves (Continued)






FIGURE 9. S_{REF} vs AMBIENT TEMPERATURE

FIGURE 10. OUTPUT FREQUENCY vs CURRENT CONSUMPTION

NOTE:

4. Standard Measurement Conditions and Description: V_{DD} = 5.0V, V_{REF} = 2.0V, R = 200Ω, 16R - 3.3kΩ, T_A = 25°C. The temperature characteristics of external input data in Figure 10 = all "0" and "1" of rectangular wave; clock frequency = 80MHz.

GE (Glitch Energy)

GE, as described in the HI2315, is a spike noise which appears synchronizing with the clock falling edge when the input data (for 1 to 1024 input) changes to 128, 256, 384, 512, 640, 768, 896, and 1024. Figure 11 shows the change state of GE for the staircase wave output, and Figure 12

shows the repetitive output waveform where the GE appears. These figures exhibit the difference of this IC from the convention device.

The HI2315 reduces the GE as shown in Figures 11 and 12.




FIGURE 11. CHANGE OF GE FOR STAIRCASE WAVE OUTPUT

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com




FIGURE 12. REPETITIVE OUTPUT WAVEFORM WHERE GE APPEARS (FOR 200Ω , $2V_{P-P}$ OUTPUT)

Notes On Operation

- · Selecting the Output Resistance
 - HI2315 is a current output type D/A converter. To create the output voltage, connect the resistor to the current output pin.

Specifications:

Output full-scale voltage V_{FS} (Max) = 2.0V Output full-scale current I_{FS} (Max) = 10mA

- Calculate the output resistance from $V_{FS} = I_{FS} \ x \ R$. Connect a resistance sixteen times the output resistance to the reference current pin I_{REF} . In some cases, as this value may not exist, a similar value can be used instead.

Note that the V_{FS} will be the following:

 $V_{FS} = V_{REF} \times 16 R/R'$.

- R is the resistor to be connected to the IO and R' is the resistor to be connected to the I_{REF}. Power consumption can be reduced by increasing the resistance, but this will on the contrary increase the glitch energy and data settling time. Set the best values according to the purpose of use.
- · Correlation between Data and Clock
 - For the HI2315 to display the desired performance as a D/A converter, the data transmitted form outside and the clock must be synchronized properly. Adjust the setup time (t_S) and hold time (t_H) as specified in "Electrical Characteristics."

V_{DD}, V_{SS}

- Separate the analog and digital signals around the device to reduce noise effects. By-pass the V_{DD} pin to each GND with a $0.1\mu F$ ceramics capacitor as near to the pin as possible for both the digital and analog signals.

· Latch up

 The AV_{DD} and DV_{DD} pins must be able to share the same power supply of the board. This is prevent latch up caused by potential difference between the two pins when the power is turned on.

• I_{RFF} pin

 The I_{REF} pin is very sensitive to improve the AC characteristics. Pay attention for capacitance component not to attach to this pin because its output may become unstable.

• VG Pin

- It is recommended to use a $1\mu F$ capacitor to improve the AC characteristics though the typical capacitance value externally connected to the VG pin is $0.1\mu F$.

• S_{REF}

- The S_{REF} is independent regulated current source. By connecting it to the V_{REF}, stable output amplitudes that do not depend on fluctuations in the power supply can be obtained.
- In this case, as V_{FS} = S_{REF} x 16R/R', set the V_{FS} according to R'.
- Do not use this pin as a reference power supply for other ICs because this is dedicated for the D/A converter.