# Triple 10-Bit, 50 MSPS, High Speed, 3-Channel D/A Converter 

## Features

- Resolution $\qquad$ Triple 10-Bit
- Throughput Rate 50MHz
- 3-Channel, RGB, I/O
- RS-343A/RS-170 Compatible Outputs
- Low Power Consumption (Typ) $\qquad$
- Differential Linearity Error . . . . . . . . . . . . . . . $\pm 0.5$ LSB
- Low Glitch Energy
- CMOS Compatible Inputs
- Direct Replacement for Sony CXD2308


## Applications

- NTSC, PAL, SECAM Displays
- High Definition Television (HDTV)
- Presentation and Broadcast Video
- Image Processing
- Graphics Displays


## Description

The HI3050 is a triple, 10-bit D/A converter, fabricated in a silicon gate CMOS process, ideally suited for RGB video applications.

The converter incorporates three 10-bit input data registers with a common blanking capability, forcing all outputs to 0 mA . The HI3050 features low glitch, high impedance current outputs and single 5 V supply operation. Low current inputs accept standard TTL/CMOS levels. The architecture is a current cell arrangement providing low differential and integral linearity errors.
The HI3050 requires a 2V external reference and a set resistor to control the output current. The HI3050 also features a chip enable/disable pin for reducing power consumption ( $<5 \mathrm{~mW}$ ) when the part is not in use.
The HI3050 can generate RS-343A and RS-170 compatible video signals into doubly terminated and singly terminated $75 \Omega$ loads.

## Ordering Information

| PART NUMBER | TEMP. <br> RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG. NO. |
| :--- | :---: | :---: | :---: |
| HI3050JCQ | -20 to 75 | 64 Ld MQFP | Q64.14x20-S |

Pinout


Functional Block Diagram


## Pin Descriptions and Equivalent Circuits



Pin Descriptions and Equivalent Circuits (Continued)


## H13050

```
Absolute Maximum Ratings \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
Digital Supply Voltage, DV \({ }_{\text {DD }}\) to DGND
Analog Supply Voltage, \(A V_{D D}\) to \(A G N D\)
Digital Input Voltages
``` \(\qquad\)
``` \(V_{D D}\) to DGND
Analog Output Current (IOUT) . 30 mA
```


## Operating Conditions

Supply Voltage, $A V_{D D}, A V_{S S}$
4.75 V to 5.25 V
.4 .75 V to 5.25 V

## Thermal Information

Thermal Resistance (Typical, Note 1 MQFP Package
$\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$
Maximum Junction Temperature (Plastic Package) . . . . . . . . $150^{\circ} \mathrm{C}$ Maximum Storage Temperature Range . . . . . . . . . $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Maximum Lead Temperature (Soldering 10s). . . . . . . . . . . . . $300^{\circ} \mathrm{C}$ (MQFP - Lead Tips Only)

Clock Pulse Width (tpW1, tpwo
10ns (Min)
Temperature Range (TOPR)
$20^{\circ} \mathrm{C}$ to

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $\theta_{J A}$ is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications $\quad A V_{D D}=+5 \mathrm{~V}, \mathrm{DV}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=50 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=75 \Omega, \mathrm{~V}_{\mathrm{REF}}=2 \mathrm{~V}, \mathrm{R}_{\text {SET }}=1.2 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SYSTEM PERFORMANCE |  |  |  |  |  |
| Resolution |  | - | 10 | - | Bits |
| Maximum Conversion Speed |  | 50 | - | - | MSPS |
| Integral Linearity Error, INL | "Best Fit" Straight Line | -2.0 | - | 2.0 | LSB |
| Differential Linearity Error, DNL |  | -0.5 | - | 0.5 | LSB |
| Output Offset Voltage, $\mathrm{V}_{\text {OS }}$ |  | - | - | 1 | mV |
| Output Full Scale Ratio Error, F ${ }_{\text {SRE }}$ | (Note 2) | 0 | 1.5 | 3 | \% |
| Full Scale Output Current, $\mathrm{I}_{\text {FS }}$ |  | - | 27 | 30 | mA |
| Full Scale Output Voltage, $\mathrm{V}_{\text {FS }}$ |  | 1.8 | 1.9 | 2.0 | V |
| Output Voltage Compliance Range |  | - | 2.5 | - | V |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |
| Glitch Energy, GE |  | - | 50 | - | $\mathrm{pV} / \mathrm{s}$ |
| Settling Time | IOUT $=13.5 \mathrm{~mA}$ | - | 40 | - | ns |
| Crosstalk | 10 MHz Output Sine Wave | - | 50 | - | dB |
| DIGITAL INPUTS |  |  |  |  |  |
| Input Logic High Voltage, $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 | - | - | V |
| Input Logic Low Voltage, $\mathrm{V}_{\mathrm{IL}}$ |  | - | - | 0.8 | V |
| Input Logic Current, $\mathrm{I}_{\mathrm{IH}}$ |  | - | - | 5 | $\mu \mathrm{A}$ |
| Input Logic Current, ${ }_{\text {IL }}$ |  | -5 | - | - | $\mu \mathrm{A}$ |
| Digital Input Capacitance, $\mathrm{C}_{\text {IN }}$ |  | - | 10 | - | pF |
| TIMING CHARACTERISTICS |  |  |  |  |  |
| Data Setup Time, tsu | See Figure 1 | - | 5 | 7 | ns |
| Data Hold Time, thLD | See Figure 1 | - | 1 | 3 | ns |
| Propagation Delay Time, tpD | See Figure 1 | - | 10 | - | ns |
| Clock Pulse Width, tPW1, tPW0 | See Figure 1 | 10 | - | - | ns |
| POWER SUPPLY CHARACTERISITICS |  |  |  |  |  |
| Total Supply Current, $\mathrm{Al}_{\mathrm{DD}}+\mathrm{DI}_{\mathrm{DD}}$ |  | - | 100 | 110 | mA |
| Analog Supply Current, $\mathrm{Al}_{\text {DD }}$ |  | - | 92 | - | mA |
| Digital Supply Current, DIDD |  | - | 8 | - | mA |
| Power Dissipation |  | - | 500 | 550 | mW |

NOTE:
2. Configured for Common Reference. $\quad F_{\text {SRE }}=\left|\frac{\text { Full Scale Voltage of Channel }}{\text { Average Full Scale Voltage of All Channels }}-1\right| \times 100 \%$

## Timing Diagram



FIGURE 1. PROPAGATION DELAY, SETUP TIME, HOLD TIME AND MINIMUM PULSE WIDTH DIAGRAM

## Typical Performance Curves



FIGURE 2. CROSSTALK vs OUTPUT FREQUENCY


FIGURE 3. SUPPLY CURRENT vs AMBIENT TEMPERATURE

## Typical Performance Curves



FIGURE 4. FULL SCALE VOLTAGE vs AMBIENT TEMPERATURE


FIGURE 5. SFDR vs OUTPUT FREQUENCY

DAC INPUT/OUTPUT CODE TABLE (NOTE 1)

| INPUT CODE |  |  |  |  |  |  |  |  |  | OUTPUT VOLTAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \hline \text { MSB } \\ \text { D9 } \end{gathered}$ | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | $\begin{gathered} \hline \text { LSB } \\ \text { DO } \end{gathered}$ |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 2.0 V |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1.0 V |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | OV |

NOTE:

1. $\mathrm{V}_{\mathrm{REF}}=2.0 \mathrm{~V}, \mathrm{R}_{\mathrm{SET}}=1.2 \mathrm{~K}, \mathrm{R}_{\mathrm{LOAD}}=75 \Omega$.

## Detailed Description

The HI3050 contains three matched, individual, 10 bit current output digital-to-analog converters. The DACs can convert at 50 MHz and run on +5 V for both the analog and digital supplies. The architecture is a current cell arrangement. 10-bit linearity is obtained without laser trimming due to an internal calibration.

## Digital Inputs

The digital inputs to the HI3050 have TTL level thresholds. Due to the low input currents CMOS logic can be used as well. The digital inputs are latched on the rising edge of the clock.

To reduce switching noise from the digital data inputs, a series termination resistor is the best solution. Using a $50 \Omega$ to $130 \Omega$ resistor in series with the data lines, the edge rates are slowed. Slower edge rates reduce the amount of overshoot and undershoot that directly couples through the lead frame of the device. TTL drivers such as the 74ALS or 74F series or CMOS logic series drivers, ACT, AC, or FCT, are excellent for driving the TTL/CMOS inputs of the converter.

## Clocks and Termination

The HI3050 clock rate can run to 50 MHz , therefore, to minimize reflections and clock noise into the part, proper termination should be considered. In PCB layout clock traces should be kept short and have a minimum of loads. To guarantee consistent results from board to board controlled impedance traces should be used with a characteristic line impedance.

To terminate the clock line, a shunt terminator to an AC ground is the most effective type at a 50 MHz clock rate. Shunt termination is best used at the receiving end of the transmission line or as close to the HI3050 CLK pin as possible.


FIGURE 6. AC TERMINATION OF THE HI3050 CLOCK LINE

Rise and fall times and propagation delay of the line will be affected by the Shunt Terminator. The terminator can be connected to DGND.

## Power Supplies

To reduce power supply noise, separate analog and digital power supplies should be used with $0.1 \mu \mathrm{~F}$ and $0.01 \mu \mathrm{~F}$ ceramic capacitors placed as close to the body of the HI3050 as possible on the analog ( $\mathrm{A} \mathrm{V}_{\mathrm{DD}}$ ) and digital ( $\mathrm{DV} \mathrm{VD}_{\mathrm{DD}}$ ) supplies. The analog and digital ground returns should be connected together at the device to ensure proper operation on power up.

## Reference

The HI3050 DACs have their own references and can be set individually, see Figure 13. The three references can also share a common reference voltage, see Figure 12. A shared reference gives DAC to DAC matching of $1.5 \%$, typically.
The HI3050 requires an external reference voltage to set the full scale output current. The external reference voltage is connected to the $\mathrm{V}_{\text {REF }}$ inputs ( $\mathrm{V}_{\text {REFR }}$, $\mathrm{V}_{\text {REFG }}$, and VREFB). The Full Scale Adjust input (FS ADJUST R, FS ADJUST G, FS ADJUST B) should be connected to AGND through a $1.2 \mathrm{k} \Omega$ resistor, $\mathrm{R}_{\text {SET }}$. The reference outputs ( $\mathrm{V}_{\text {REF }}$ OUT R, $\mathrm{V}_{\text {REF }}$ OUT $\mathrm{G}, \mathrm{V}_{\text {REF }}$ OUT B) should be connected to the decoupling input (COMP R, COMP $G$, COMP B) and decoupled to $A V_{D D}$ with a $0.1 \mu \mathrm{~F}$ capacitor. This improves settling time by decoupling switching noise from the reference output of the HI 3050 .

The full scale output current is controlled by the voltage reference pin and the set resistor ( $\mathrm{R}_{\mathrm{SET}}$ ). The ratio is:
$I_{\text {OUT }}$ (Full Scale) $=\left(\mathrm{V}_{\text {REF }} / R_{\text {SET }}\right) \times 16$, $\mathrm{I}_{\text {OUT }}$ is in mA

## Blanking Input

The BLANK input, when pulled high, will force the outputs of all three DACs to 0 mA .

## Chip Enable

The chip enable input, $\overline{\mathrm{CE}}$, will shut down the HI3050 causing the outputs to go to 0 mA . The analog and digital supply current will decrease to less than 1 mA , reducing power for low power applications.

## Outputs

The HI3050 DAC outputs are complementary current outputs. Current is steered to either IOUT or I $\overline{\mathrm{OUT}}$ in proportion to the digital input code. The current output can be converted to a voltage by using a resistor load or I/V converting op amp. If only one output of a converter is being used, the unused output can be connected to ground or to a load equal to the used output. The output voltage when using a resistor load is:
$\mathrm{V}_{\text {OUT }}=\mathrm{I}_{\text {OUT }} \times$ R $_{\text {OUT }}$
The compliance range of the outputs is from 0 V to +2.5 V .
To convert the output current of the D/A converter to a voltage a load resistor followed by a buffer amplifier can be used as shown in Figure 5. The DAC needs a $75 \Omega$ termination resistor on the IOUT pin to ensure proper settling.


FIGURE 7. HIGH SPEED CURRENT TO VOLTAGE CONVERSION

## Glitch

The output glitch of the HI3050 is measured by summing the area under the switching transients after an update of the DAC. Glitch is caused by the time skew between bits of the incoming digital data. Typically the switching time of digital inputs are asymmetrical meaning that the turn off time is faster than the turn on time (TTL designs). Unequal delay paths through the device can also cause one current source
to change before another. To minimize this, the Intersil HI3050 employs an internal register, just prior to the current sources, that is updated on the clock edge.

In measuring the output glitch of the HI3050, the output is terminated into a $75 \Omega$ load. The glitch is measured at the major carries throughout the DACs output range.


FIGURE 8. GLITCH TEST CIRCUIT
The glitch energy is calculated by measuring the area under the voltage-time curve. Figure 9 shows the area considered as glitch when changing the DAC output. Units are typically specified in picoVolt/seconds (pV/s).


GLITCH AREA $=\mathbf{1} / \mathbf{2}(\mathrm{HX} \mathbf{~ W})$
FIGURE 9. GLITCH ENERGY

## Test Circuits



FIGURE 10. MAXIMUM CONVERSION SPEED TEST CIRCUIT

Test Circuits (Continued)


FIGURE 11. SETUP HOLD TIME AND GLITCH ENERGY TEST CIRCUIT


FIGURE 12. CROSSTALK TEST CIRCUIT

## Applications Circuits



FIGURE 13. COMMON VOLTAGE REFERENCE


## Definition of Specifications

Integral Linearity Error, INL, is the measure of the worst case point that deviates from a best fit straight line of data values along the transfer curve.

Differential Linearity Error, DNL, is the measure of the step size output deviation from code to code. Ideally the step size should be 1 LSB . A DNL specification of 1 LSB or less guarantees monotonicity.

Crosstalk, is the undesirable signal coupling from one channel to another.

Feedthrough, is the measure of the undesirable switching noise coupled to the output.

Output Voltage Full Scale Settling Time, is the time required from the $50 \%$ point on the clock input for a full scale step to settle within an $1 / 2$ LSB error band.

Output Voltage Small Scale Settling Time, is the time required from the $50 \%$ point on the clock input for a 100 mV step to settle within an $1 / 2$ LSB error band. This is used by applications reconstructing highly correlated signals such as sine waves with more than 5 points per cycle.

Glitch Energy, GE, is the switching transient appearing on the output during a code transition. It is measured as the area under the curve and expressed as a Volt-Time specification.

Differential Gain, DG, is the peak difference in chrominance amplitude (in percent) at two different DC levels.

Differential Phase, DP, is the peak difference in chrominance phase (in degrees) at two different DC levels.

Signal to Noise Ratio, SNR, is the ratio of a fundamental to the noise floor of the analog output. The first 5 harmonics are ignored, and an output filter of $1 / 2$ the clock frequency is used to eliminate alias products.

Total Harmonic Distortion, THD, is the ratio of the DAC output fundamental to the RMS sum of the harmonics. The first 5 harmonics are included, and an output filter of $1 / 2$ the clock frequency is used to eliminate alias products.

Spurious Free Dynamic Range, SFDR, is the amplitude difference from a fundamental to the largest harmonically or non-harmonically related spur. A sine wave is loaded into the D/A and the output filtered at $1 / 2$ the clock frequency to eliminate noise from clocking alias terms.
Intermodulation Distortion, IMD, is the measure of the sum and difference products produced when a two tone input is driven into the D/A. The distortion products created will arise at sum and difference frequencies of the two tones. IMD is:
IMD $=\frac{20 \log \text { (RMS of Sum and Difference Distortion Products) }}{\text { (RMS Amplitude of the Fundamental) }}$

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time withou notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Sales Office Headquarters

| NORTH AMERICA |  |
| :--- | :--- |
| Intersil Corporation | Intersil Corporation |
| 7585 Irvine Center Drive | 2401 Palm Bay Rd. |
| Suite 100 | Palm Bay, FL 32905 |
| Irvine, CA 92618 | TEL: (321) 724-7000 |
| TEL: (949) 341-7000 | FAX: (321) 724-7946 |
| FAX: (949) 341-7123 |  |

EUROPE
Intersil Europe Sarl
Ave. William Graisse, 3
1006 Lausanne
Switzerland
TEL: +41 216140560
FAX: +41 216140579

[^0]
[^0]:    ASIA
    Intersil Corporation
    Unit 1804 18/F Guangdong Water Building 83 Austin Road
    TST, Kowloon Hong Kong
    TEL: +852 27236339
    FAX: +852 27301433

