

intersil

Data Sheet

April 2001 File Number 4233.5

12-Bit, 9MSPS A/D Converter

The HI5808 is a monolithic, 12-bit, Analog-to-Digital Converter fabricated in Intersil's HBC10 BiCMOS process. It is designed for high speed, high resolution applications where wide bandwidth and low power consumption are essential.

The HI5808 is designed in a fully differential pipelined architecture with a front end differential-in-differential-out sample-and-hold (S/H). The HI5808 has excellent dynamic performance while consuming 325mW power at 9MSPS.

The 100MHz full power input bandwidth is ideal for communication systems and document scanner applications. Data output latches are provided which present valid data to the output bus with a latency of 3 clock cycles. The digital outputs have a separate supply pin which can be powered from a 3V to 5V supply.

Ordering Information

| PART NUMBER | SAMPLE RATE | TEMP. RANGE (^o C) | PACKAGE | PKG. NO. |
|----------------|----------------|----------------------------------|------------------|-------------|
| HI5808BIB | 9MSPS | -40 to 85 | 28 Ld SOIC | M28.3 |
| HI5808EVAL1 | | 25 | Evaluation Board | |

Features


- Sampling Rate9MSPS
- Low Power
- Internal Sample and Hold
- Fully Differential Architecture
- Full Power Input Bandwidth 100MHz
- Low Distortion
- Internal Voltage Reference
- TTL/CMOS Compatible Digital I/O
- Digital Outputs 5V to 3.0V

Applications


- Digital Communication Systems
- Undersampling Digital IF
- Document Scanners
- Additional Reference Documents
 - AN9214 Using Intersil High Speed A/D Converters
 - AN9724 Using the HI5808EVAL1 Evaluation Board

Pinout






Functional Block Diagram



AV_{CC} A_{GND} DV_{CC1} D_{GND1}

Typical Applications Schematic



Absolute Maximum Ratings

Operating Conditions

Thermal Information

| Thermal Resistance (Typical, Note 1) | θ_{JA} (^o C/W) |
|--------------------------------------|--------------------------------------|
| SOIC Package | 70 |
| Maximum Junction Temperature | 150 ⁰ C |
| Maximum Storage Temperature Range | ^o C to 150 ^o C |
| Lead Temperature (Soldering, 10s) | 300 ⁰ C |
| (SOIC - Lead Tips Only) | |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

| Electrical Specifications | $AV_{CC} = DV_{CC1} = DV_{CC2} = +5V$, f _S = 9MSPS at 50% Duty Cycle, $V_{RIN} = 3.5V$, C _L = 10pF, |
|----------------------------------|---|
| | $T_A = -40^{\circ}$ C to 85°C, Differential Analog Input, Typical Values are Test Results at 25°C, Unless Otherwise Specified |

| | | -4 | UNITS | | |
|---|---|-------------|-------|-----|-------|
| PARAMETER | TEST CONDITIONS | MIN TYP MAX | | | |
| ACCURACY | | | | • | |
| Resolution | | 12 | - | - | Bits |
| Integral Linearity Error, INL | f _{IN} = DC | - | ±1 | ±2 | LSB |
| Differential Linearity Error, DNL (Guaranteed No Missing Codes) | f _{IN} = DC | - | ±0.5 | ±1 | LSB |
| Offset Error, V _{OS} | f _{IN} = DC | - | 19 | - | LSB |
| Full Scale Error, FSE | f _{IN} = DC | - | 32 | - | LSB |
| DYNAMIC CHARACTERISTICS | | 1 | 1 | 1 | |
| Minimum Conversion Rate | No Missing Codes | - | 0.5 | - | MSPS |
| Maximum Conversion Rate | No Missing Codes | 9 | - | - | MSPS |
| Effective Number of Bits, ENOB | f _{IN} = 1MHz | 10.0 | 10.8 | - | Bits |
| Signal to Noise and Distortion Ratio, SINAD = RMS Signal RMS Noise + Distortion | f _{IN} = 1MHz | - | 66.5 | - | dB |
| Signal to Noise Ratio, SNR = RMS Signal RMS Noise | f _{IN} = 1MHz | - | 67.3 | - | dB |
| Total Harmonic Distortion, THD | f _{IN} = 1MHz | - | -75 | - | dBc |
| 2nd Harmonic Distortion | f _{IN} = 1MHz | - | -80 | | dBc |
| 3rd Harmonic Distortion | f _{IN} = 1MHz | - | -77 | - | dBc |
| Spurious Free Dynamic Range, SFDR | f _{IN} = 1MHz | - | 77 | - | dBc |
| Intermodulation Distortion, IMD | f ₁ = 1MHz, f ₂ = 1.02MHz | - | -65 | - | dBc |
| Transient Response | | - | 1 | - | Cycle |
| Overvoltage Recovery | 0.2V Overdrive | - | 2 | - | Cycle |
| ANALOG INPUT | | 1 | 1 | | 1 |
| Maximum Peak-to-Peak Differential Analog Input Range (V _{IN} + - V _{IN} -) | | - | ±2.0 | - | V |
| Maximum Peak-to-Peak Single-Ended Analog Input Range | | - | 4.0 | - | V |
| Analog Input Resistance, R _{IN} | (Notes 2, 3) | 1 | - | - | MΩ |
| Analog Input Capacitance, C _{IN} | | - | 10 | - | pF |
| Analog Input Bias Current, I _B + or I _B - | (Note 3) | -10 | - | +10 | μA |
| Differential Analog Input Bias Current I _{B DIFF} = (I _B + - I _B -) | | - | ±0.5 | - | μA |
| Full Power Input Bandwidth, FPBW | | - | 100 | - | MHz |

Electrical Specifications

 $AV_{CC} = DV_{CC1} = DV_{CC2} = +5V$, $f_S = 9MSPS$ at 50% Duty Cycle, $V_{RIN} = 3.5V$, $C_L = 10pF$, $T_A = -40^{\circ}C$ to $85^{\circ}C$, Differential Analog Input, Typical Values are Test Results at $25^{\circ}C$, Unless Otherwise Specified **(Continued)**


| | | -4 | HI5808BIB -40 ⁰ C TO 85 ⁰ C | | |
|--|--|------|--|------|---------------------|
| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| Analog Input Common Mode Voltage Range (V _{IN} + + V _{IN} -)/2 | Differential Mode (Note 2) | 1 | 2.3 | 4 | V |
| INTERNAL VOLTAGE REFERENCE | | | 1 | 1 | |
| Reference Output Voltage, V _{ROUT} (Loaded) | | - | 3.5 | - | V |
| Reference Output Current | | - | - | 1 | mA |
| Reference Temperature Coefficient | | - | 50 | - | ppm/ ^o C |
| REFERENCE VOLTAGE INPUT | | | | | |
| Reference Voltage Input, V _{RIN} | | - | 3.5 | - | V |
| Total Reference Resistance, R _L | | - | 7.8 | - | kΩ |
| Reference Current | | - | 450 | - | μΑ |
| DC BIAS VOLTAGE | | | | | |
| DC Bias Voltage Output, V _{DC} | | - | 2.3 | - | V |
| Max Output Current (Not To Exceed) | | - | - | 1 | mA |
| DIGITAL INPUTS (CLK) | | | 1 | 1 | 1 |
| Input Logic High Voltage, V _{IH} | | 2.0 | - | - | V |
| Input Logic Low Voltage, VIL | | - | - | 0.8 | V |
| Input Logic High Current, I _{IH} | V _{CLK} = 5V | - | - | 10.0 | μA |
| Input Logic Low Current, I _{IL} | V _{CLK} = 0V | - | - | 10.0 | μΑ |
| Input Capacitance, CIN | | - | 7 | - | pF |
| DIGITAL OUTPUTS (D0-D11) | | | | | |
| Output Logic Sink Current, I _{OL} | V _O = 0.4V (Note 2) | 1.6 | - | - | mA |
| | $DV_{CC3} = 3.0V, V_O = 0.4V$ | - | 1.6 | - | mA |
| Output Logic Source Current, I _{OH} | V _O = 2.4V (Note 2) | -0.2 | - | - | mA |
| | $DV_{CC3} = 3.0V, V_O = 2.4V$ | - | -0.2 | - | mA |
| Output Capacitance, C _{OUT} | | - | 5 | - | pF |
| TIMING CHARACTERISTICS | | | | | |
| Aperture Delay, t _{AP} | | - | 5 | - | ns |
| Aperture Jitter, t _{A.I} | | - | 5 | - | ps (RMS) |
| Data Output Delay, t _{OD} | | - | 8 | - | ns |
| Data Output Hold, t _H | | - | 8 | - | ns |
| Data Latency, t _{IAT} | For a Valid Sample (Note 2) | - | - | 3 | Cycles |
| Clock Pulse Width (Low) | 9MSPS Clock | 45 | 50 | 55 | ns |
| Clock Pulse Width (High) | 9MSPS Clock | 45 | 50 | 55 | ns |
| POWER SUPPLY CHARACTERISTICS | | | | | |
| Total Supply Current, I _{CC} | V _{IN} + - V _{IN} - = 2V | - | 65 | 73 | mA |
| Analog Supply Current, Al _{CC} | V_{IN} + - V_{IN} - = 2V | - | 46 | - | mA |
| Digital Supply Current, DI _{CC1} | V_{IN} + - V_{IN} - = 2V | - | 17 | - | mA |
| Output Supply Current, DI _{CC2} | V_{IN} + - V_{IN} - = 2V | - | 2 | - | mA |
| Power Dissipation | V_{IN} + - V_{IN} - = 2V | - | 325 | 365 | mW |
| Offset Error PSRR, ΔV_{OS} | $AV_{CC} \text{ or } DV_{CC} = 5V \pm 5\%$ | - | 2 | - | LSB |
| Gain Error PSRR, ∆FSE | AV_{CC} or $DV_{CC} = 5V \pm 5\%$ | - | 30 | - | LSB |

NOTES:

2. Parameter guaranteed by design or characterization and not production tested.

3. With the clock off (clock low, hold mode).

4



NOTES:

- 4. S_N: N-th sampling period.
- 5. H_N: N-th holding period.
- 6. $B_{M, N}$: M-th stage digital output corresponding to N-th sampled input.
- 7. D_N : Final data output corresponding to N-th sampled input.

FIGURE 1. INTERNAL CIRCUIT TIMING






FIGURE 2. INPUT-TO-OUTPUT TIMING


Typical Performance Curves














6




FIGURE 4. SIGNAL TO NOISE AND DISTORTION (SINAD) vs INPUT FREQUENCY






FIGURE 6. TOTAL HARMONIC DISTORTION (THD) vs INPUT FREQUENCY







1024

FREQUENCY BIN

FIGURE 13. 4096 POINT FFT SPECTRAL PLOT

2048

Typical Performance Curves (Continued)

7 intersil

-90 -100

0

Pin Descriptions

| PIN NO. | NAME | DESCRIPTION |
|---------|-------------------|---------------------------------------|
| 1 | CLK | Sample Clock Input. |
| 2 | DV _{CC1} | Digital Supply (5.0V). |
| 3 | D _{GND1} | Digital Ground. |
| 4 | DV _{CC1} | Digital Supply (5.0V). |
| 5 | D _{GND1} | Digital Ground. |
| 6 | AV _{CC} | Analog Supply (5.0V). |
| 7 | A _{GND} | Analog Ground. |
| 8 | V _{IN+} | Positive Analog Input. |
| 9 | V _{IN-} | Negative Analog Input. |
| 10 | V _{DC} | DC Bias Voltage Output. |
| 11 | V _{ROUT} | Reference Voltage Output. |
| 12 | V _{RIN} | Reference Voltage Input. |
| 13 | A _{GND} | Analog Ground. |
| 14 | AV _{CC} | Analog Supply (5.0V). |
| 15 | D11 | Data Bit 11 Output (MSB). |
| 16 | D10 | Data Bit 10 Output. |
| 17 | D9 | Data Bit 9 Output. |
| 18 | D8 | Data Bit 8 Output. |
| 19 | D7 | Data Bit 7 Output. |
| 20 | D6 | Data Bit 6 Output. |
| 21 | D _{GND2} | Digital Output Ground. |
| 22 | DV _{CC2} | Digital Output Supply (3.0V to 5.0V). |
| 23 | D5 | Data Bit 5 Output. |
| 24 | D4 | Data Bit 4 Output. |
| 25 | D3 | Data Bit 3 Output. |
| 26 | D2 | Data Bit 2 Output. |
| 27 | D1 | Data Bit 1 Output. |
| 28 | D0 | Data Bit 0 Output (LSB). |

Detailed Description

Theory of Operation

The HI5808 is a 12-bit fully differential sampling pipeline A/D converter with digital error correction. Figure 14 depicts the circuit for the front end differential-in-differential-out sampleand-hold (S/H). The switches are controlled by an internal clock which is a non-overlapping two phase signal, ϕ_1 and ϕ_2 , derived from the master clock. During the sampling phase, ϕ_1 , the input signal is applied to the sampling capacitors, CS. At the same time the holding capacitors, CH, are discharged to analog ground. At the falling edge of ϕ_1 the input signal is sampled on the bottom plates of the sampling capacitors. In the next clock phase, ϕ_2 , the two bottom plates of the sampling capacitors are connected together and the holding capacitors are switched to the op-amp output nodes. The charge then redistributes between CS and C_H completing one sample-and-hold cycle. The output is a fully-differential, sampled-data representation of the analog input. The circuit not only performs the sample-andhold function but will also convert a single-ended input to a

fully-differential output for the converter core. During the sampling phase, the V_{IN} pins see only the on-resistance of a switch and C_S . The relatively small values of these components result in a typical full power input bandwidth of 100MHz for the converter.




FIGURE 14. ANALOG INPUT SAMPLE-AND-HOLD

As illustrated in the functional block diagram and the timing diagram in Figure 1, three identical pipeline subconverter stages, each containing a four-bit flash converter, a four-bit digital-to-analog converter and an amplifier with a voltage gain of 8, follow the S/H circuit with the fourth stage being only a 4-bit flash converter. Each converter stage in the pipeline will be sampling in one phase and amplifying in the other clock phase. Each individual sub-converter clock signal is offset by 180 degrees from the previous stage clock signal, with the result that alternate stages in the pipeline will perform the same operation.

The digital output of each of the three identical 4-bit subconverter stages is a four-bit digital word containing a supplementary bit to be used by the digital error correction logic. The output of each subconverter stage is input to a digital delay line which is controlled by the internal sampling clock. The function of the digital delay line is to time align the digital outputs of the three identical four-bit subconverter stages with the corresponding output of the fourth stage flash converter before applying the sixteen bit result to the digital error correction logic. The digital error correction logic uses the supplementary bits to correct any error that may exist before generating the final twelve bit digital data output of the converter.

Because of the pipeline nature of this converter, the digital data representing an analog input sample is output to the digital data bus on the 3rd cycle of the clock after the analog sample is taken. This time delay is specified as the data latency. After the data latency time, the digital data representing each succeeding analog sample is output on the following clock pulse. The digital output data is synchronized to the external sampling clock with an output latch. The output of the digital error correction circuit is available in offset binary format (see Table 1, A/D Code Table).

| CODE CENTER DESCRIPTION | DIFFERENTIAL | OFFSET BINARY OUTPUT CODE | | | | | | | | | | | |
|---|------------------------------------|---------------------------|-----|----|----|----|----|----|----|----|----|----|-----|
| | INPUT VOLTAGE † (USING INTERNAL | MSB | | | | | | | | | | | LSB |
| | REFERENCE) | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| +Full Scale (+FS) - ¹ / ₄ LSB | +1.99976V | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| +FS - 1 ¹ / ₄ LSB | 1.99878V | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| + ³ / ₄ LSB | 732.4μV | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| - ¹ / ₄ LSB | -244.1μV | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| -FS + 1 ³ / ₄ LSB | -1.99829V | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| -Full Scale (-FS) + ³ / ₄ LSB | -1.99927V | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

TABLE 1. A/D CODE TABLE

[†] The voltages listed above represent the ideal center of each offset binary output code shown.

Internal Reference Generator, V_{ROUT} and V_{RIN}

The HI5808 has an internal reference generator, therefore, no external reference voltage is required. V_{ROUT} must be connected to V_{RIN} when using the internal reference voltage.

The HI5808 can be used with an external reference. The converter requires only one external reference voltage connected to the V_{RIN} pin with V_{ROUT} left open.

The HI5808 is tested with V_{RIN} equal to 3.5V. Internal to the converter, two reference voltages of 1.3V and 3.3V are generated for a fully differential input signal range of ±2V.

In order to minimize overall converter noise, it is recommended that adequate high frequency decoupling be provided at the reference voltage input pin, V_{RIN} .

Analog Input, Differential Connection

The analog input to the HI5808 can be configured in various ways depending on the signal source and the required level of performance. A fully differential connection (Figure 15) will give the best performance for the converter.




FIGURE 15. AC COUPLED DIFFERENTIAL INPUT

Since the HI5808 is powered off a single +5V supply, the analog input must be biased so it lies within the analog input common mode voltage range of 1.0V to 4.0V. The performance of the ADC does not change significantly with the value of the analog input common mode voltage.

A 2.3V DC bias voltage source, V_{DC} , half way between the top and bottom internal reference voltages, is made available to the user to help simplify circuit design when

9

using a differential input. This low output impedance voltage source is not designed to be a reference but makes an excellent bias source and stays within the analog input common mode voltage range over temperature.

The difference between the converter's two internal voltage references is 2V. For the AC coupled differential input, (Figure 15), if V_{IN} is a $2V_{P-P}$ sinewave with $-V_{IN}$ being 180 degrees out of phase with V_{IN} , then V_{IN} + is a $2V_{P-P}$ sinewave riding on a DC bias voltage equal to V_{DC} and V_{IN} - is a $2V_{P-P}$ sinewave riding on a DC bias voltage equal to V_{DC} . Consequently, the converter will be at positive full scale, all 1's digital data output code, when the V_{IN} + input is at V_{DC} +1V and the V_{IN} - input is at V_{DC} -1V (V_{IN} +- V_{IN} - = 2V). Conversely, the ADC will be at negative full scale, all 0's digital data output code, when the V_{IN} + input is equal to V_{DC} -1V and V_{IN} - is at V_{DC} +1V (V_{IN} +- V_{IN} - = -2V). From this, the converter is seen to have a peak-to-peak differential analog input voltage range of ±2V.

The analog input can be DC coupled (Figure 16) as long as the inputs are within the analog input common mode voltage range $(1.0V \le VDC \le 4.0V)$.




FIGURE 16. DC COUPLED DIFFERENTIAL INPUT

The resistors, R, in Figure 16 are not absolutely necessary but may be used as load setting resistors. A capacitor, C, connected from V_{IN} + to V_{IN} - will help filter any high frequency noise on the inputs, also improving performance. Values around 20pF are sufficient and can be used on AC coupled inputs as well. Note, however, that the value of capacitor C chosen must take into account the highest frequency component of the analog input signal.

Analog Input, Single-Ended Connection

The configuration shown in Figure 17 may be used with a single ended AC coupled input. Sufficient headroom must be provided such that the input voltage never goes above +5V or below A_{GND} .




FIGURE 17. AC COUPLED SINGLE ENDED INPUT

Again, the difference between the two internal voltage references is 2V. If V_{IN} is a $4V_{P-P}$ sinewave, then V_{IN}+ is a $4V_{P-P}$ sinewave riding on a positive voltage equal to VDC. The converter will be at positive full scale when V_{IN}+ is at VDC + 2V (V_{IN}+ - V_{IN}- = 2V) and will be at negative full scale when V_{IN}+ is equal to VDC - 2V (V_{IN}+ - V_{IN}- = -2V). In this case, VDC could range between 2V and 3V without a significant change in ADC performance. The simplest way to produce VDC is to use the V_{DC} bias voltage output of the HI5808.

The single ended analog input can be DC coupled (Figure 18) as long as the input is within the analog input common mode voltage range.




FIGURE 18. DC COUPLED SINGLE ENDED INPUT

The resistor, R, in Figure 18 is not absolutely necessary but may be used as a load setting resistor. A capacitor, C, connected from V_{IN} + to V_{IN} - will help filter any high frequency noise on the inputs, also improving performance. Values around 20pF are sufficient and can be used on AC coupled inputs as well. Note, however, that the value of capacitor C chosen must take into account the highest frequency component of the analog input signal.

A single ended source will give better overall system performance if it is first converted to differential before driving the HI5808.

Digital I/O and Clock Requirements

The HI5808 provides a standard high-speed interface to external TTL/CMOS logic families. The digital CMOS clock input has TTL level thresholds. The low input bias current allows the HI5808 to be driven by CMOS logic.

The digital CMOS outputs have a separate digital supply. This allows the digital outputs to operate from a 3.0V to 5.0V supply. When driving CMOS logic, the digital outputs will swing to the rails. When driving standard TTL loads, the digital outputs will meet standard TTL level requirements even with a 3.0V supply.

In order to ensure rated performance of the HI5808, the duty cycle of the clock should be held at 50% \pm 5%. It must also have low jitter and operate at standard TTL levels.

Performance of the HI5808 will only be guaranteed at conversion rates above 0.5MSPS. This ensures proper performance of the internal dynamic circuits.

Supply and Ground Considerations

The HI5808 has separate analog and digital supply and ground pins to keep digital noise out of the analog signal path. The part should be mounted on a board that provides separate low impedance connections for the analog and digital supplies and grounds. For best performance, the supplies to the HI5808 should be driven by clean, linear regulated supplies. The board should also have good high frequency decoupling capacitors mounted as close as possible to the converter. If the part is powered off a single supply then the analog supply and ground pins should be isolated by ferrite beads from the digital supply and ground pins.

Refer to the Application Note AN9214, "Using Intersil High Speed A/D Converters" for additional considerations when using high speed converters.

Static Performance Definitions

Offset Error (V_{OS})

The midscale code transition should occur at a level 1 /₄ LSB above half-scale. Offset is defined as the deviation of the actual code transition from this point.

Full-Scale Error (FSE)

The last code transition should occur for an analog input that is 3 /₄ LSB below positive full scale with the offset error removed. Full-scale error is defined as the deviation of the actual code transition from this point.

Differential Linearity Error (DNL)

DNL is the worst case deviation of a code width from the ideal value of 1 LSB.

Integral Linearity Error (INL)

INL is the worst case deviation of a code center from a best fit straight line calculated from the measured data.

Power Supply Rejection Ratio (PSRR)

Each of the power supplies are moved plus and minus 5% and the shift in the offset and gain error (in LSBs) is noted.

Dynamic Performance Definitions

Fast Fourier Transform (FFT) techniques are used to evaluate the dynamic performance of the HI5808. A low distortion sine wave is applied to the input, it is coherently sampled, and the output is stored in RAM. The data is then transformed into the frequency domain with an FFT and analyzed to evaluate the dynamic performance of the A/D. The sine wave input to the part is -0.5dB down from full scale for all these tests. SNR and SINAD are quoted in dB. The distortion numbers are quoted in dBc (decibels with respect to carrier) and **DO NOT** include any correction factors for normalizing to full scale.

Signal-to-Noise Ratio (SNR)

SNR is the measured RMS signal to RMS noise at a specified input and sampling frequency. The noise is the RMS sum of all of the spectral components except the fundamental and the first five harmonics.

Signal-to-Noise + Distortion Ratio (SINAD)

SINAD is the measured RMS signal to RMS sum of all other spectral components below the Nyquist frequency, $f_S/2$, excluding DC.

Effective Number Of Bits (ENOB)

The effective number of bits (ENOB) is calculated from the SINAD data by:

 $\mathsf{ENOB} = (\mathsf{SINAD} + \mathsf{V}_{\mathsf{CORR}} \text{--} 1.76)/6.02,$

where: $V_{CORR} = 0.5$ dB.

 V_{CORR} adjusts the ENOB for the amount the input is below full scale.

Total Harmonic Distortion (THD)

THD is the ratio of the RMS sum of the first 5 harmonic components to the RMS value of the fundamental input signal.

2nd and 3rd Harmonic Distortion

This is the ratio of the RMS value of the applicable harmonic component to the RMS value of the fundamental input signal.

Spurious Free Dynamic Range (SFDR)

SFDR is the ratio of the fundamental RMS amplitude to the RMS amplitude of the next largest spur or spectral component in the spectrum below $f_S/2$.

Intermodulation Distortion (IMD)

Nonlinearities in the signal path will tend to generate intermodulation products when two tones, f_1 and f_2 , are present at the inputs. The ratio of the measured signal to the

distortion terms is calculated. The terms included in the calculation are $(f_1 + f_2)$, $(f_1 - f_2)$, $(2f_1)$, $(2f_2)$, $(2f_1 + f_2)$, $(2f_1 - f_2)$, $(f_1 + 2f_2)$, $(f_1 - 2f_2)$. The ADC is tested with each tone 6dB below full scale.

Transient Response

Transient response is measured by providing a full-scale transition to the analog input of the ADC and measuring the number of cycles it takes for the output code to settle within 12-bit accuracy.

Overvoltage Recovery

Overvoltage Recovery is measured by providing a full-scale transition to the analog input of the ADC which overdrives the input by 200mV, and measuring the number of cycles it takes for the output code to settle within 12-bit accuracy.

Full Power Input Bandwidth (FPBW)

Full power input bandwidth is the analog input frequency at which the amplitude of the digitally reconstructed output has decreased 3dB below the amplitude of the input sinewave. The input sinewave has an amplitude which swings from $-f_S$ to $+f_S$. The bandwidth given is measured at the specified sampling frequency.

Timing Definitions

Refer to Figure 1, Internal Circuit Timing, and Figure 2, Input-To-Output Timing, for these definitions.

Aperture Delay (t_{AP})

Aperture delay is the time delay between the external sample command (the falling edge of the clock) and the time at which the signal is actually sampled. This delay is due to internal clock path propagation delays.

Aperture Jitter (t_{AJ})

Aperture Jitter is the RMS variation in the aperture delay due to variation of internal clock path delays.

Data Hold Time (t_H)

Data hold time is the time to where the previous data (N - 1) is no longer valid.


Data Output Delay Time (t_{OD})

Data output delay time is the time to where the new data (N) is valid.

Data Latency (t_{LAT})

After the analog sample is taken, the digital data is output on the bus at the third cycle of the clock. This is due to the pipeline nature of the converter where the data has to ripple through the stages. This delay is specified as the data latency. After the data latency time, the data representing each succeeding sample is output at the following clock pulse. The digital data lags the analog input sample by 3 clock cycles.

Small Outline Plastic Packages (SOIC)



NOTES:

- 1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M28.3 (JEDEC MS-013-AE ISSUE C) 28 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

| | INC | HES | MILLIMETERS | | | |
|--------|----------------|----------------|-------------------------------|-------|-------|--|
| SYMBOL | MIN | MAX | MIN | MAX | NOTES | |
| А | 0.0926 | 0.1043 | 2.35 | 2.65 | - | |
| A1 | 0.0040 | 0.0118 | 0.10 | 0.30 | - | |
| В | 0.013 | 0.0200 | 0.33 | 0.51 | 9 | |
| С | 0.0091 | 0.0125 | 0.23 | 0.32 | - | |
| D | 0.6969 | 0.7125 | 17.70 | 18.10 | 3 | |
| E | 0.2914 | 0.2992 | 7.40 | 7.60 | 4 | |
| е | 0.05 | BSC | 1.27 BSC | | - | |
| Н | 0.394 | 0.419 | 10.00 | 10.65 | - | |
| h | 0.01 | 0.029 | 0.25 | 0.75 | 5 | |
| L | 0.016 | 0.050 | 0.050 0.40 1.27 | | 6 | |
| Ν | 2 | 28 | | 28 | 7 | |
| α | 0 ⁰ | 8 ⁰ | 0 ⁰ 8 ⁰ | | - | |

Rev. 0 12/93

All Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems.

Intersil Corporation's quality certifications can be viewed at website www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation 2401 Palm Bay Road Palm Bay, FL 32905 TEL: (321) 724-7000 FAX: (321) 724-7240

EUROPE

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 **ASIA** Intersil Ltd. 8F-2, 96, Sec. 1, Chien-kuo North, Taipei, Taiwan 104 Republic of China TEL: 886-2-2515-8508 FAX: 886-2-2515-8369