## Dual Slot PCI Hot Plug Controller

The HIP1011D/E are the first ICs available for independent control of two PCI Hot-Plug ${ }^{\text {TM }}$ slots. The HIP1011D has all the features and functionality of two single PCI Hot-Plug ${ }^{\text {TM }}$ slot controllers such as the HIP1011A but in the same foot print area. Like the single slot HIP1011B, the HIP1011E does not monitor output voltage nor respond to undervoltage conditions.

The HIP1011D/E are designed to be physically placed in close proximity to two adjacent PCI slots thus reducing layout complexity and placement costs in assembly. The HIP1011D/E provides independent power control to each slot and the addition of discrete power MOSFETs and a few passive components creates two complete power control solutions. The IC integrates the +12 V and -12 V current sensing switches for each slot. Overcurrent (OC) protection is provided by sensing the voltage across external currentsense resistors. In addition, on-chip references are used to monitor the $+5 \mathrm{~V},+3.3 \mathrm{~V}$ and +12 V outputs for undervoltage (UV) conditions *. The two PWRON inputs control the state of the switches, one each for slot $A$ and slot $B$ outputs.
During an OC condition on any output, or an UV condition on the $+5 \mathrm{~V},+3.3 \mathrm{~V}$ or +12 V outputs *, a LOW $(0 \mathrm{~V})$ is asserted on the associated FLTN output and all associated switches are latched-off. The outputs servicing the adjacent slot are unaffected.

The time to FLTN signal going LOW and MOSFET latch off is user determined by a single capacitor from each FLTN pin to ground. This added feature enables the HIP1011D/E to ignore system noise transients. The FLTN latch is cleared when the PWRON input is toggled low again. During initial power-up of the main VCC supply $(+12 \mathrm{~V})$, the PWRON input is inhibited from turning on the switches, and the latch is held in the Reset state until the VCC input is greater than 10V.

User programmability of the overcurrent threshold and turnon slew rate is provided. A resistor connected to the OCSET pin programs the overcurrent threshold for both slots. Capacitors connected to the gate pins set the turn-on rate.

* UV references do not apply to HIP1011E


## Features

- Independent Power Control of 2 PCI Slots
- Turn-Off Delay Time Adjustability
- Internal MOSFET Switches for +12 V and -12 V Outputs
- $\mu \mathrm{P}$ Interface for On/Off Control and Fault Reporting
- Adjustable Overcurrent Protection for All Eight Supplies
- Provides Fault Isolation
- Adjustable Turn-On Slew Rate
- Minimum Parts Count Solution
- No Charge Pump
- 100ns Response Time to Over Current


## Applications

- PCI Hot-Plug


## Ordering Information

| PART NUMBER | TEMP. RANGE <br> $\left({ }^{\circ} \mathbf{C}\right)$ | PACKAGE | PKG. <br> NO. |
| :--- | :---: | :--- | :---: |
| HIP1011DCA | 0 to 70 | 28 Ld SSOP | M28.15 |
| HIP1011DCA-T | 0 to 70 | Tape and Reel |  |
| HIP1011ECA | 0 to 70 | 28 Ld SSOP | M28.15 |
| HIP1011ECA-T | 0 to 70 | Tape and Reel |  |

## Pinout

|  | HIP1011D/E (SSOP) TOP VIEW |  |  |
| :---: | :---: | :---: | :---: |
| M12VO_2 1 | V | 28 | M12VIN_2 |
| M12VG_2 2 |  | 27 | 3VISEN_2 |
| PWRON_2 3 |  | 26 | 3VS_2 |
| FLTN_2 4 |  | 25 | 5VISEN_2 |
| vSs 5 |  | 24 | 5VS_2 |
| 12VG_2 6 |  | 23 | 3V5VG_2 |
| 12vo_2 7 |  | 22 | 12VIN_2 |
| 12vo_1 8 |  | 21 | 12VIN_1 |
| 12VG_1 9 |  | 20 | 3V5VG_1 |
| OCSET 10 |  | 19 | 5VS_1 |
| FLTN_1 11 |  | 18 | 5VISEN_1 |
| PWRON_1 12 |  | 17 | 3VS_1 |
| M12VG_1 13 |  | 16 | 3VISEN_1 |
| M12VO_1 14 |  | 15 | M12VIN_1 |

## Typical Application



FIGURE 1.

## Simplified Schematic (1/2 HIP1011D/E)



FIGURE 2.

## Pin Descriptions

| PIN NO. | DESIGNATOR | FUNCTION | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 15, 28 | M12VIN | -12V Input | -12V Supply Input. Also provides power to the -12V overcurrent circuitry. |
| 4, 11 | FLTN | Fault Output | 5 V CMOS Fault Output; LOW = FAULT. An optional capacitor may be place from this pin to ground to provide additional immunity from power supply glitches. |
| 20, 23 | 3V5VG | $3.3 \mathrm{~V} / 5 \mathrm{~V}$ Gate Output | Drive the gates of the 3.3 V and 5 V MOSFETs. Connect a capacitor to ground to set the start-up ramp. During turn on, this capacitor is charged with a $25 \mu \mathrm{~A}$ current source. HIP1011D UV comparator disabled when this pin below 9.6V nominal. |
| 21, 22 | 12 VIN | 12V Input | 12 V supply input for IC and 12 VO . Both 12 VIns to be connected to a single +12 V supply. |
| 16, 27 | 3VISEN | 3.3V Current Sense | Connect to the load side of the current sense resistor in series with source of external 3.3 V MOSFET. |
| 17, 26 | 3VS | 3.3V Source | Connect to source of 3.3V MOSFET. This connection along with (3VISEN) senses the voltage drop across the sense resistor. |
| 19, 24 | 5VS | 5V Source | Connect to source of 5V MOSFET switch. This connection along with (5VISEN) senses the voltage drop across the sense resistor. |
| 18, 25 | 5VISEN | 5V Current Sense | Connect to the load side of the current sense resistor in series with source of external 5 V MOSFET. |
| 3, 12 | PWRON | Power On Control | Controls all four switches. High to turn switches ON, Low to turn them OFF. |
| 6, 9 | 12VG | Gate of Internal PMOS | Connect a capacitor between 12 VG and 12 VO to set the start-up ramp for the +12 V supply. This capacitor is charged with a $25 \mu \mathrm{~A}$ current source during start-up. HIP1011D UV comparator disabled when this pin >1.4Vnominal. |
| 7, 8 | 12 VO | Switched 12V Output | Switched 12V output. Rated for 0.5A. |
| 2, 13 | M12VG | Gate of Internal NMOS | Connect a capacitor between M12VG and M12VO to set the start-up ramp for the M12V supply. This capacitor is charged with $25 \mu \mathrm{~A}$ during start-up. |
| 1,14 | M12VO | Switched -12V Output | Switched -12V Output. Rated for 0.1A. |
| 10 | OCSET | Overcurrent Set | Connect a resistor from this pin to ground to set the overcurrent trip point of all eight switches. All eight over current trips can be programmed by changing the value of this resistor. The default $(6.04 \mathrm{k} \Omega, 1 \%)$ is compatible with the maximum allowable currents as outlined in the PCI specification. |
| 5 | VSS | Ground | Connect to common of power supplies. |

## Absolute Maximum Ratings

12VIN. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +14.0 V
12VO, 12VG, 3V5VG . . . . . . . . . . . . . . . . . . . . - -0.5 V to $12 \mathrm{VIN}+0.5 \mathrm{~V}$
M12VIN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -14.0V to +0.5V
M12VO, M12VG . . . . . . . . . . . . . . . . . . . . . . V V M12VIN $^{-0.5 V}$ to +0.5 V
3VISEN, 5VISEN . . . . . . . . . . -0.5 V to the Lesser of 12 VIN or +7.0 V
Voltage, Any Other Pin. . . . . . . . . . . . . . . . . . . . . . . . -0.5V to +7.0V
12VO Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 A
M12VO Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.8A
ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 KeV (HBM)

## Thermal Information



## Operating Conditions

12VIN Supply Voltage Range . . . . . . . . . . . . . . . . . +10.8 V to +13.2 V
5 V and 3.3V Input Supply Tolerances. . . . . . . . . . . . . . . . . . . . . . $\pm 10 \%$
12VO Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to +0.5 A
M12VO Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to +0.1 A
Temperature Range $\left(\mathrm{T}_{\mathrm{A}}\right) \ldots . . . . . . . . . . . . . . . . . . . . .0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
2. All voltages are relative to GND, unless otherwise specified.

Electrical Specifications Nominal 5.0V and 3.3V Input Supply Voltages,
$12 \mathrm{~V}_{I N}=12 \mathrm{~V}, \mathrm{M} 12 \mathrm{~V}_{\text {IN }}=-12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=0$ to $70^{\circ} \mathrm{C}$, Unless Otherwise Specified

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5V/3.3V SUPPLY CONTROL |  |  |  |  |  |  |
| 5V Overcurrent Threshold | l | See Figure 24, Typical Application | - | 8 | - | A |
| 5V Overcurrent Threshold Voltage | VOC5V_1 | $\mathrm{V}_{\text {OCSET }}=0.6 \mathrm{~V}$ | 33 | 42 | 50 | mV |
| 5V Overcurrent Threshold Voltage | VOC5V_2 | $\mathrm{V}_{\text {OCSET }}=1.2 \mathrm{~V}$ | 70 | 80 | 90 | mV |
| 5V Undervoltage Trip Threshold | $\mathrm{V}_{5 \mathrm{VUV}}$ | (HIP1011D only) | 4.42 | 4.65 | 4.8 | V |
| 5V Undervoltage Fault Response Time | $\mathrm{t}_{5} \mathrm{VUV}$ | (HIP1011D only) | - | 110 | 160 | ns |
| 5V Turn-On Time <br> (PWRON High to $5 \mathrm{VOUT}=4.75 \mathrm{~V}$ ) | ton5V | $\mathrm{C}_{3 \mathrm{~V} 5 \mathrm{VG}}=0.022 \mu \mathrm{~F}, \mathrm{C}_{5 \mathrm{VOUT}}=2000 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{L}}=1 \Omega$ | - | 6.5 | - | ms |
| 3V Overcurrent Threshold | loc3V | See Figure 24, Typical Application | - | 10 | - | A |
| 3V Overcurrent Threshold Voltage | V $\mathrm{OC3V} 1$ | $\mathrm{V}_{\text {OCSET }}=0.6 \mathrm{~V}$ | 41 | 52 | 62 | mV |
| 3V Overcurrent Threshold Voltage | VOC3V_2 | $\mathrm{V}_{\text {OCSET }}=1.2 \mathrm{~V}$ | 89 | 98 | 108 | mV |
| 3V Undervoltage Trip Threshold | V3VUV | (HIP1011D Only) | 2.74 | 2.86 | 2.98 | V |
| 3V Undervoltage Fault Response Time | t3VUV | (HIP1011D Only) | - | 110 | 160 | ns |
| 3V5VG Undervoltage Enable Threshold Voltage | V3V5VGENVth | (HIP1011D Only) | - | 9.6 | - | V |
| 3V Turn-On Time (PWRON High to $3 \mathrm{~V}_{\text {OUT }}=3.00 \mathrm{~V}$ ) | ton3V | $\begin{aligned} & \mathrm{C}_{3 \mathrm{~V} 5 \mathrm{VGG}}=0.022 \mu \mathrm{~F}, \mathrm{C}_{3 \mathrm{VOUT}}=2000 \mu \mathrm{~F}, \\ & \mathrm{R}_{\mathrm{L}}=0.43 \Omega \end{aligned}$ | - | 6.5 | - | ms |
| $3 V 5 V G V_{\text {OUT }}$ High | Vout_hi_35VG | PWRON = High, FLTN = High | 11.5 | 11.8 | - | V |
| Gate Output Charge Current | $\mathrm{IC}_{3 \mathrm{~V} 5 \mathrm{VG}}$ | $\mathrm{PWRON}=\mathrm{High}, \mathrm{V}_{3} \mathrm{~V}+5 \mathrm{VG}=4 \mathrm{~V}$ | 19 | 25.0 | 29 | $\mu \mathrm{A}$ |
| Gate Turn-On Time (PWRON High to $3 \mathrm{~V} 5 \mathrm{VG}=11 \mathrm{~V}$ ) | ton3V5V | $\mathrm{C}_{3} \mathrm{~V}_{5} \mathrm{VGG}=0.033 \mu \mathrm{~F}, 3 \mathrm{~V} 5 \mathrm{VG}$ Rising $10 \%$ to $90 \%$ | - | 280 | - | $\mu \mathrm{s}$ |
| Gate Turn-Off Time | toff3V5V | $\mathrm{C}_{3 \mathrm{~V} 5 \mathrm{VG}}=0.033 \mu \mathrm{~F}, 3 \mathrm{~V} 5 \mathrm{VG}$ Falling $90 \%$ to $10 \%$ | - | 2 | - | $\mu \mathrm{s}$ |

Electrical Specifications Nominal 5.0V and 3.3V Input Supply Voltages,
$12 \mathrm{~V}_{I N}=12 \mathrm{~V}, \mathrm{M} 12 \mathrm{~V}_{I N}=-12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=0$ to $70^{\circ} \mathrm{C}$, Unless Otherwise Specified (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| +12V SUPPLY CONTROL |  |  |  |  |  |  |
| On Resistance of Internal PMOS | ${ }^{\text {r DS(ON }}$ ) 12 | PWRON $=$ High, $\mathrm{I}_{\mathrm{D}}=0.5 \mathrm{~A}, \quad \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | - | 0.3 | 0.35 | $\Omega$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$ | - | 0.35 | 0.50 | $\Omega$ |
| Overcurrent Threshold | loc12v_1 | $\mathrm{V}_{\text {OCSET }}=0.6 \mathrm{~V}$ | 0.4 | 0.75 | 0.9 | A |
| Overcurrent Threshold | loc12v_2 | $\mathrm{V}_{\text {OCSET }}=1.2 \mathrm{~V}$ | 1.1 | 1.50 | 1.8 | A |
| 12V Undervoltage Trip Threshold | $\mathrm{V}_{12 \mathrm{~V}} \mathrm{~V}^{\text {d }}$ | (HIP1011D Only) | 10.25 | 10.6 | 10.8 | V |
| Undervoltage Fault Response Time | $\mathrm{t}_{12 \mathrm{VUV}}$ | (HIP1011D only) | - | 110 | - | ns |
| Gate Charge Current | $\mathrm{IC}_{12 \mathrm{VGG}}$ | PWRON $=$ High, $\mathrm{V}_{12 \mathrm{VG}}=10 \mathrm{~V}$ | 19 | 25.0 | 29 | $\mu \mathrm{A}$ |
| Turn-On Time (PWRON High to $12 \mathrm{VG}=1 \mathrm{~V}$ ) | ton12V | $\mathrm{C}_{12 \mathrm{VG}}=0.033 \mu \mathrm{~F}, 12 \mathrm{VG}$ Falling $90 \%-10 \%$ | - | 16 | - | ms |
| Turn-Off Time | tofF12V | $\mathrm{C}_{12 \mathrm{VG}}=0.022 \mu \mathrm{~F}, 12 \mathrm{VG}$ Rising 10\%-90\% | - | 3 | - | $\mu \mathrm{s}$ |
| -12V SUPPLY CONTROL |  |  |  |  |  |  |
| On Resistance of Internal NMOS | ${ }^{\text {r }}$ ( ${ }^{\text {(ON)M12 }}$ | $\begin{array}{ll} \text { PWRON }=\text { High, } \mathrm{I}_{\mathrm{D}}=0.1 \mathrm{~A}, & \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C} \\ \hline & \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{J}=70^{\circ} \mathrm{C} \end{array}$ | - | 0.7 | 1 | $\Omega$ |
|  |  |  | - | 1.0 | 1.3 | $\Omega$ |
| Overcurrent Threshold | loc12v_1 | $\mathrm{V}_{\text {OCSET }}=0.6 \mathrm{~V}$ | 0.13 | 0.18 | 0.25 | A |
| Overcurrent Threshold | loc12v_2 | $\mathrm{V}_{\text {OCSET }}=1.2 \mathrm{~V}$ | 0.23 | 0.38 | 0.52 | A |
| Gate Output Charge Current | $\mathrm{IC}_{\mathrm{M12VG}}$ | PWRON $=$ High, $\mathrm{V}_{3} \mathrm{VG}=-10 \mathrm{~V}$ | 19 | 25 | 29 | $\mu \mathrm{A}$ |
| Turn-On Time (PWRON High to M12VO $=-10.8 \mathrm{~V}$ ) | tonm12V | $\mathrm{C}_{\mathrm{M} 12 \mathrm{VG}}=0.033 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{M} 12 \mathrm{VO}}=50 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{L}}=120 \Omega$ | - | 16 | - | ms |
| Turn-Off Time | toffm12V | $\mathrm{C}_{\mathrm{M} 12 \mathrm{VG}}=0.033 \mu \mathrm{~F}, \mathrm{M} 12 \mathrm{VG}$ Falling $90 \%$ to $10 \%$ | - | 3 | - | $\mu \mathrm{s}$ |
| M12VIN Input Bias Current | $\mathrm{IB}_{\mathrm{M} 12 \mathrm{VIN}}$ | PWRON $=$ High | - | 2.5 | 5 | mA |
| CONTROL I/O PINS |  |  |  |  |  |  |
| Supply Current | IVcc |  | - | 5.3 | 8 | mA |
| OCSET Current | locset |  | 93 | 100 | 107 | $\mu \mathrm{A}$ |
| Overcurrent Fault Response Time | toc |  | - | 500 | 960 | ns |
| PWRON Threshold Voltage | $\mathrm{V}_{\text {THPWRON }}$ |  | 1.0 | 1.6 | 2.1 | V |
| FLTN Output Low Voltage | $\mathrm{V}_{\text {FLTN,OL }}$ | $\mathrm{I}_{\text {FLTN }}=0.9 \mathrm{~mA}$ | - | 0.25 | 0.4 | V |
| FLTN Output High Voltage | $\mathrm{V}_{\text {FLTN, OH }}$ | $\mathrm{I}_{\text {FLTN }}=0$ to -4mA | 3.5 | 4.3 | - | V |
| FLTN Output Latch Threshold | $\mathrm{V}_{\text {FLTN, }}$ TH | FLTN High to Low Transition | 1.8 | 2.3 | 3 | V |
| 12V Power On Enable Threshold | $\mathrm{V}_{\text {POR, }}$ THrise | $\mathrm{V}_{\text {CC }}$ Voltage Rising | 9.4 | 10 | 10.2 | V |
| 12V Power On Reset Threshold | $\mathrm{V}_{\text {POR, THfall }}$ | $\mathrm{V}_{\text {CC }}$ Voltage Falling | 8.9 | 9.3 | 9.6 | V |

## Introduction

The HIP1011D and HIP1011E are the first dual PCI slot IC devices designed to provide control and protection of the four PCl power supplies independently to two PCl slots. Like the widely used HIP1011 this device complies with the PCI Hot Plug specification facilitating the service, upgrading or expansion of PCI based servers without the need to power down the server. The HIP1011D protects against over current (OC) for the $-12 \mathrm{~V},+12 \mathrm{~V},+3.3 \mathrm{~V},+5 \mathrm{~V}$ and under voltage (UV) conditions for the $+12 \mathrm{~V},+3.3 \mathrm{~V},+5 \mathrm{~V}$ supplies. The HIP1011E only responds to OC conditions.

Figure 1 illustrates the typical implementation of the HIP1011D/E. Additional components for optimizing performance for particular applications, or desired features may be necessary.

## Key Feature Description and Operation

The HIP1011D/E, four power MOSFETs and a few passive components as configured in Figure 1, create a small yet complete power control solution for two PCl slots. It provides an OC trip level greater than the maximum PCl specified current for each supply to each slot. OC monitoring and protection for the 3.3 V and 5 V supplies is provided by sensing the voltage across external current-sense resistors. For the +12 V and -12 V inputs, OC protection is provided internally. On-chip references in the HIP1011D are used to monitor the $+5 \mathrm{~V},+3.3 \mathrm{~V}$ and +12 V outputs for UV conditions. During an OC condition on any output, or an UV condition on the $+5 \mathrm{~V},+3.3 \mathrm{~V}$ or +12 V outputs (HIP1011D only), all slot specific MOSFETs are immediately latched-off and a LOW ( 0 V ) is presented to the appropriate FLTN output. During initial power-up of the main $\mathrm{V}_{\mathrm{CC}}$ supply $(+12 \mathrm{~V})$, the $\overline{\text { PWRON inputs are inhibited from turning on the }}$ switches, and the latch is held in the reset state until the $\mathrm{V}_{\mathrm{CC}}$ input is greater than 10V. After a fault has been asserted and FLTN is latched low cycling PWRON low then high will clear the FLTN latch. User programing of the OC thresholds for both controlled slots is provided by a single resistor connected to the OCSET pin along with R SENSE. In addition delay time to latch off after a fault condition can be increased by increasing the FLTN to ground capacitance and the turn-on ramp rate can be increased by increasing the gate pin capacitance.

## Customizing Circuit Performance

## Over Current (OC) Set Functionality and Resistor Choice

The HIP1011D/E allows easy custom programming of the OC levels of all 4 supplies simultaneously for both PCI slots by simply changing the resistor value between OCSET, (pin 10 ), and ground. The ROCSET value and the OCSET $100 \mu \mathrm{~A}$ current source sets a voltage that is used in each of eight comparators, (one for each supply for both slots). The voltages developed across the 3.3 V and 5 V sense resistors are applied to the inputs of their respective comparators. The +12 V and -12 V currents are sensed internally with pilot
devices. Once any comparator trips, that output is fed through logic circuits resulting in the appropriate FLTN, (pin 4 or pin 11), going low, indicating a fault condition on that particular slot. Because of the internal current monitoring of the +12 V and -12 V switches, their programming flexibility is limited to ROCSET changes. The 3.3 V and 5V over current trip points depend on both ROCSET and the value chosen for each sense resistor.
See TABLE 1 to determine OC protection levels relative to choice of ROCSET and RSENSE values.
Over current design guidelines and recommendations are as follows:

1. For PCl applications, set ROCSET to $6.04 \mathrm{k} \Omega$, and use $5 \mathrm{~m} \Omega 1 \%$ sense resistors (see Figure 24).
2. For non PCl specified applications, the following precautions and limitations apply:
A. Do not exceed the maximum power of the integrated NMOS and PMOS. High power dissipation must be coupled with effective thermal management. The integrated PMOS has an $r_{\mathrm{DS}(\mathrm{ON})}$ of $0.3 \Omega$. Thus, with 1 A of steady load current on each of the PMOS devices the power dissipation is 0.6 W . The thermal impedance of the package is 95 degrees Celsius per watt, limiting the average DC current on the 12 V supply to about 1 A on each slot and imposing an upper limit on the ROCSET resistor. Do not use an ROCSET resistor greater than $15 \mathrm{k} \Omega$.
The average current on the -12V supply should not exceed 0.7A. Since the thermal restrictions on the +12 V supply are more severe, the +12 V supply restricts the use of the HIP1011 to applications where the $\pm 12 \mathrm{~V}$ supplies draw relatively little current. Since both supplies only have one degree of freedom, the value of ROCSET, the flexibility of programming is quite limited. For applications where more power is required on the +12 V supply, contact your local Intersil sales representative for information on other Hot Plug solutions.
B. Do not try to sense voltages across the external sense resistors that are less than 33 mV . Spurious faults due to noise and comparator input sensitivity may result. The minimum recommended $R_{\text {OCSET }}$ value is $6 \mathrm{k} \Omega$. This will set the nominal OC voltage thresholds at 52 mV and 42 mV for the 3.3 V and 5 V comparators respectively. This is the voltage level at which the OC fault (lOUT $\times$ RSENSE) will occur.
C. Minimize $\mathrm{V}_{\text {RSENSE }}$ so as to not significantly reduce the voltage delivered to the adapter card. Remember PCB trace and connector distribution voltage losses also need to be considered. Make sure that the RSENSE resistor can adequately handle the dissipated power. For best results use a $1 \%$ precision resistor with a low temperature coefficient.
D. Minimize external FET $r_{\text {DS( }}$ (ON). Low $r_{D S(O N)}$ or multiple MOSFETs in parallel are recommended. See Intersil for a complete selection of MOSFET offerings.

TABLE 1.

| SUPPLY | HOW TO DETERMINE NOMINAL ( $\pm \mathbf{1 0 \%}$ ) loc FOR EACH SUPPLY |
| :---: | :---: |
| $+3.3 \mathrm{~V} \mathrm{loc}$ | ((100 $\mathrm{A} \times \mathrm{R}$ OCSET) $/ 11.5) / \mathrm{R}_{\text {RSENSE }}$ |
| $+5.0 \mathrm{~V} \mathrm{loc}$ | ((100 $/$ A $\times$ R ${ }_{\text {OCSET }}$ )/14.5)/R $\mathrm{R}_{\text {RSENSE }}$ |
| $+12 \mathrm{~V} \mathrm{IOC}$ | $\left(100 \mu \mathrm{~A} \times \mathrm{R}_{\text {OCSET }}\right.$ )/0.8 |
| -12V Ioc | $\left(100 \mu \mathrm{~A} \times \mathrm{R}_{\text {OCSET }} / 3.3\right.$ |

## Time Delay to Latch-Off

Time delay to latch-off allows for a predetermined delay from an OC or UV in the HIP1011D or an OC in the HIP1011E event to the simultaneous latch-off of all four supply switches of the affected slot. This delay period is set by the capacitance value to ground from the FLTN pins for each slot. This capacitance value tailors the FLTN signal going low ramp rate. This provides a delay to the fault signal latch-off threshold voltage, FLTN, Vth. By increasing this time, the HIP1011D/E delays immediate latch-off of the bus supply switches, thus ignoring transient faults. See additional information in the "Using the HIP1011DEVAL1 Platform" section of this data sheet. The HIP1011E has all features of the HIP1011D but it does not respond to UV events.

Caution: The primary purpose of a protection device such as the HIP1011D/E is to quickly isolate a faulted card from the voltage bus. Delaying the time to latch-off works against this primary concern so care must be taken when using this feature. Ensure adequate sizing of external FETs to carry additional current during time out period. Understand that voltage bus disruptions must be minimized for the time delay period in the event of a crow bar failure.
Devices using an unadjustable preset delay to latch-off time present the user with the inability to eliminate these concerns increasing cost and the chance of additional ripple through failures.

## HIP1011D/E Soft Start and Turn-Off Considerations

The HIP1011D/E does allow the user to select the rate of ramp up on the voltage supplies. This start-up ramp minimizes in-rush current at start-up while the on card bulk capacitors charge. The ramp is created by placing capacitors on M12VG to M12VO, 12VG to 12VO and 3V5VG to ground. These capacitors are each charged up by a nominal $25 \mu \mathrm{~A}$ current during turn on. The same value for all gate timing capacitors is recommended. A recommended minimum value of $0.033 \mu \mathrm{~F}$ as a smaller value may cause overcurrent faults at power up. This recommendation results in a nominal gate voltage ramp rate of $0.76 \mathrm{~V} / \mathrm{ms}$. The gate capacitors must be discharged when a fault is detected to turn off the power FETs. Thus, larger caps slow the response time. If the gate capacitors are too large the HIP1011D/E may not be able to adequately protect the bus
or the power FETs. The HIP1011D/E have internal discharge FETs to discharge the load when disabled. Upon turn-off these internal switches on each output discharge the load capacitance pulling the output to GND. These switches are also on when PWRON is low thus an open slot is held at the GND level.

## Decoupling Precautions and Recommendations

For the HIP1011D/E proper decoupling is a particular concern during the normal switching operation and especially during a card crowbar failure. If a card experiences a crow bar short to ground, the supply to the other card will experience transients until the faulted card is isolated from the bus. In addition the common IC nodes between the two sides can fluctuate unpredictably resulting in a false latch-off of the second slot. Additionally to the mother board bulk capacitance, it is recommended that $10 \mu \mathrm{~F}$ capacitors be placed on both the +12 V and -12 V lines of the HIP1011D/E as close to the chip as possible.

## Recommended PCB Layout Design Best Practices

To ensure accurate current sensing, PCB traces that connect each of the current sense resistors to the HIP1011D/E must not carry any load current. This can be accomplished by two dedicated PCB kelvin traces directly from the sense resistors to the HIP1011D/E, see examples of correct and incorrect layouts below in Figure 3. To reduce parasitic inductance and resistance effects, maximize the width of the high-current PCB traces.


FIGURE 3. SENSE RESISTOR PCB LAYOUT

## Typical Performance Curves



FIGURE 4. ron vs TEMPERATURE


FIGURE 6. 12 UV TRIP vs TEMPERATURE (HIP1011D only)


FIGURE 8. BIAS CURRENT vs TEMPERATURE


FIGURE 5. UV TRIP vs TEMPERATURE (HIP101D only)


FIGURE 7. OC Vth vs TEMPERATURE


FIGURE 9. 12V ENABLE AND RESET THRESHOLD VOLTAGES vs TEMPERATURE

Typical Performance Curves (Continued)


FIGURE 10. +12V OVER CURRENT LEVEL vs TEMPERATURE


FIGURE 12. OCSET CURRENT vs TEMPERATURE


FIGURE 11. -12V OVER CURRENT vs TEMPERATURE


FIGURE 13. FLTN LATCH-OFF THRESHOLD VOLTAGE vs TEMPERATURE


FIGURE 14. OVER CURRENT AND UNDERVOLTAGE TO FLTN RESPONSE TIME vs TEMPERATURE

## Using the HIP1011DEVAL1 Platform

## General and Biasing Information

The HIP1011DEVAL1 platform (Figure 24) comes as a three part set consisting of 1 mother board emulator and 2 load cards. This evaluation platform allows a designer to evaluate and modify the performance and functionality of the HIP1011D or HIP1011E in a simple environment.

Test point numbers (TP\#) correspond to the HIP1011D/E device (U5) pin numbers thus TP3 and TP12 are PWRON_2 and PWRON_1 respectively. These 2 pins are the HIP1011D/E control inputs for each of the 2 integrated but independent PCI power controllers in the HIP1011D/E.

On the HIP1011DEVAL1 platform are 4 HUF76132SK8, (11.5m $\Omega, 30 \mathrm{~V}, 11.5 \mathrm{~A}) \mathrm{N}$-Channel power MOSFETs, (Q1Q4) these are used as the external switches for the +5 V and +3.3 V supplies to the load card connectors, P1 and P2.
Current sensing is facilitated by the four $5 \mathrm{~m} \Omega 1 \mathrm{~W}$ metal strip resistors (R1-R4), the voltages developed across the sense resistors are compared to references on board the HIP1011D/E.

The HIP1011DEVAL1 platform is powered through the J 1 to J5 connector jacks near the top of the board, see Table 2 for bias voltage assignments.

TABLE 2. HIP1011DEVAL1 BIAS ASSIGNMENTS

| J1 | J2 | J3 | J4 | J5 |
| :---: | :---: | :---: | :---: | :---: |
| GND | +5 V | -12 V | +12 V | +3.3 V |

After properly biasing the HIP1011D/E and ensuring there is an adequate ground return from the HIP1011DEVAL1 platform to the power supplies, (otherwise anomalous and unpredictable results will occur) signal the PWRON inputs low then insert the load cards as shown in Figure 15. Signaling either or both PWRON pins high ( $>2.4 \mathrm{~V}$ ) will turn on the appropriate FET switches and apply voltage to the load cards.


FIGURE 15. CORRECT INSTALLATION OF LOAD CARDS

* The HIP1011DEVAL board is supplied with a HIP1011D installed and in addition a loose packed HIP1011E.


## Evaluating Time Delay to Latch-Off

Provided for delay to latch-off evaluation are 2 locations for SMD capacitors, C7 and C8. Filling these locations places a capacitor to ground from each of the HIP1011D/E FLTN pins thus tailoring the FLTN signal going low ramp rate. This provides a delay to the fault signal latch-off threshold voltage, FLTN Vth. By increasing this time the HIP1011D delays immediate latch-off of the bus supply switches, thus ignoring transient OC and UV conditions. See Table 3 illustrating the time it takes for switch gate turn-off from the FLTN start of response to an OC or UV condition. The FLTN response to an OC or UV condition is 110ns. See Figures 20 through 23 for waveforms.

The intent of any protection device is to isolate the supply quickly so a faulty card does not drag down a supply. A longer latch-off delay results in less isolation from a faulty card to supply.

TABLE 3.

| C7 AND C8 VALUE | OPEN | $\mathbf{0 . 0 0 1} \boldsymbol{\mathrm { F }}$ | $\mathbf{0 . 0 1 \mu \mathrm { F }}$ | $\mathbf{0 . 1} \boldsymbol{\mu \mathrm { F }}$ |
| :---: | :---: | :---: | :---: | :---: |
| FLTN to Gate Response | $0.1 \mu \mathrm{~s}$ | $0.44 \mu \mathrm{~s}$ | $2.9 \mu \mathrm{~s}$ | $28 \mu \mathrm{~s}$ |



FIGURE 16. TIMING DIAGRAM


FIGURE 17. TYPICAL OC/UV TO VG RESPONSE vs FLTN CAP

Typical Performance Curves (Continued)


CH1 AND CH2 VOLTAGE (5V/DIV.) CH3 CURRENT (2A/DIV.)

FIGURE 18. HIP1011DEVAL1 3.3V SUPPLY CURRENT AS EACH SLOT CONTROLLER TURNS ON INTO LOAD CARD


VOLTAGE (2V/DIV.)

TIME ( $1 \mu \mathrm{~s} / \mathrm{DIV}$. FLTN = OPEN


FIGURE 22. FLTN TO 35VG DELAY


CH1 AND CH2 VOLTAGE (5V / DIV.)
TIME ( $100 \mathrm{~ms} /$ DIV.) CH3 CURRENT (2A/DIV.)

FIGURE 19. HIP1011DEVAL1 3.3V SUPPLY CURRENT AS CONTROLLER 1 TURNS ON INTO SHORTED LOAD CARD


VOLTAGE (2V/DIV.)
TIME (1 $\mu \mathrm{s} / \mathrm{DIV}$.)
FLTN $=0.001 \mu \mathrm{~F}$

FIGURE 21. FLTN TO 35VG DELAY


FIGURE 23. FLTN TO 35VG DELAY


FIGURE 24.
TABLE 4. HIP1011DEVAL1 BOARD COMPONENT LISTING

| COMPONENT <br> DESIGNATOR | COMPONENT NAME | COMPONENT DESCRIPTION |
| :---: | :--- | :--- |
| U1 | HIP1011DCB or HIP1011ECB Dual PCI HotPlug <br> Controller | Intersil, HIP1011DCB or HIP1011ECB Dual PCI HotPlug Controller |
| Q1, Q2, Q3, Q4 | HUF76132SK8 | Intersil, HUF76132SK8, 11.5m $\Omega, 30 \mathrm{~V}, 11.5 \mathrm{~A}$ Logic Level N-Channel <br> MOSFET |
| R1 - R4 | Sense Resistor for 3.3V and 5V Supplies | Dale, WSL-2512 5m $\Omega$ Metal Strip Resistor |
| C1 - C6 | Gate Timing Capacitors | $0.033 \mu \mathrm{~F} 805$ Chip Capacitor |
| R5 | Over Current Set Resistor | $6 \mathrm{k} \Omega 805$ Chip Resistor |
| C7, C8 (Not Provided) | Latch-Off Delay Capacitors | Place provided for 805 Chip Cap |
| R6, R7 | LED Series Resistors | $470 \Omega 805$ Chip Resistors |
| D1, D2 | Fault Indicating LED | Green SMD LED |
| TP1 - TP28 | Test Point for Corresponding Device Pin Number |  |
| P1, P2 | Connectors for Load Cards | Sullins EZM06DRXH |
| RL1 | 3.3 V Load Board Resistor | $1.1 \Omega, 10 \mathrm{~W}$ |
| RL2 | 5.0 V Load Board Resistor | $2.5 \Omega, 10 \mathrm{~W}$ |
| RL3 | +12 V Load Board Resistor | $47 \Omega, 5 \mathrm{~W}$ |
| RL4 | -12V Load Board Resistor | $240 \Omega, 2 \mathrm{~W}$ |
| CL1, CL2 | +3.3 V and +5.0V Load Board Capacitors | $2200 \mu \mathrm{~F}$ |
| CL3, CL4 | +12 V and -12V Load Board Capacitors | $100 \mu \mathrm{~F}$ |



FIGURE 25. LOAD BOARD (2x)

## Shrink Small Outline Plastic Packages (SSOP)



NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch ) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " $L$ " is the length of terminal for soldering to a substrate.
7. " $N$ " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be 0.10 mm ( 0.004 inch ) total in excess of " B " dimension at maximum material condition.
10. Controlling dimension: INCHES. Converted millimeter dimensions are not necessarily exact.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

## Sales Office Headquarters

Intersil Corporation
P. O. Box 883, Mail Stop 53-204

Melbourne, FL 32902
TEL: (321) 724-7000
FAX: (321) 724-7240

## EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

## ASIA

Intersil Ltd.
8F-2, 96, Sec. 1, Chien-kuo North,
Taipei, Taiwan 104
Republic of China
TEL: 886-2-2515-8508
FAX: 886-2-2515-8369

