## 80V, 0.5A Three Phase Driver

The HIP4086 is a Three Phase Bridge N-Channel MOSFET driver IC. The HIP4086 is specifically targeted for PWM motor control. It makes bridge based designs simple and flexible. Like the HIP4081, the HIP4086 has a flexible input protocol for driving every possible switch combination. Unlike the HIP4081, the user can override the shoot-through protection for switched reluctance applications. The HIP4086 has reduced drive current compared to the HIP4081 (0.5A vs 2.5 A ) and a much wider range of programmable dead times $(0.25 \mu s$ to $4.5 \mu \mathrm{~s})$ - like the HIP4082. The HIP4086 is suitable for applications requiring DC to 100 kHz . Unlike the previous family members, the HIP4086 has a programmable undervoltage set point.

Also refer to the HIP4083, three phase upper only MOSFET driver, for a lower current solution optimized for smaller motors.

## Ordering Information

| PART NUMBER | TEMP. <br> RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG. <br> NO. |
| :--- | :---: | :--- | :--- |
| HIP4086AB | -40 to 125 | 24 Ld SOIC | M24.3 |
| HIP4086AP | -40 to 125 | 24 Ld PDIP | E24.3 |

## Pinout

## HIP4086

(PDIP, SOIC)
TOP VIEW


## Features

- Independently Drives 6 N-Channel MOSFETs in Three Phase Bridge Configuration
- Bootstrap Supply Max Voltage to 95VDC
- Bias Supply Operation from 7V to 15 V
- 1.25A Peak Turn-Off Current
- User-Programmable Dead Time ( $0.25 \mu \mathrm{~s}$ to $4.5 \mu \mathrm{~s}$ )
- Charge-Pump and Bootstrap Maintain Upper Bias Supplies
- Programmable Bootstrap Refresh Time
- Drives 1000pF Load with Typical Rise Time of 20ns and Fall Time of 10 ns
- DIS (Disable) Overrides Input Control
- Input Logic Thresholds Compatible with 5V to 15V Logic Levels
- Dead Time Disable Capability
- Programmable Undervoltage Set Point


## Applications

- Brushless Motors
- AC Motor Drives
- Switched Reluctance Motor Drives
- Battery Powered Vehicles

Application Block Diagram


Functional Block Diagram (1/3 of HIP4086)


TRUTH TABLE

| INPUT |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALI, BLI, CLI | $\overline{\mathbf{A H I}, \mathbf{B H I}, \overline{\mathbf{C H I}}}$ | $\mathbf{U V}$ | DIS | RDEL | ALO, BLO, CLO | AHO, BHO, CHO |
| X | X | X | 1 | X | 0 | 0 |
| X | X | 1 | X | X | 0 | 0 |
| 1 | X | 0 | 0 | $>100 \mathrm{mV}$ | 1 | 0 |
| 0 | 0 | 0 | 0 | X | 0 | 1 |
| 0 | 1 | 0 | 0 | X | 0 | 0 |
| 1 | 0 | 0 | 0 | $<100 \mathrm{mV}$ | 1 | 1 |

NOTE: X signifies that input can be either a " 1 " or " 0 ".

## Typical Application (Pwm Mode Switching)



## Pin Descriptions

| PIN NUMBER | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| $\begin{gathered} 16 \\ 1 \\ 13 \end{gathered}$ | AHB <br> BHB <br> CHB <br> (xHB) | High-Side Bootstrap supplies. One external bootstrap diode and one capacitor are required for each. Connect cathode of bootstrap diode and positive side of bootstrap capacitor to each xHB pin. |
| $\begin{gathered} 5 \\ 2 \\ 12 \end{gathered}$ | $\overline{\mathrm{AHI}}$ <br> $\overline{\mathrm{BHI}}$ <br> $\overline{\mathrm{CHI}}$ <br> (xHI) | High-Side Logic Level Inputs. Logic at these three pins controls the three high side output drivers, AHO (Pin 17), BHO (Pin 24) and CHO (Pin 14). When $\overline{\mathrm{xHI}}$ is low, xHO is high. When $\overline{\mathrm{xHI}}$ is high, xHO is low. Unless the dead time is disabled by connecting RDEL (Pin 7) to ground, the low side input of each phase will override the corresponding high side input on that phase - see Truth Table on previous page. If RDEL is tied to ground, dead time is disabled and the outputs follow the inputs. Care must be taken to avoid shoot-through in this application. DIS (Pin 10) also overrides the high side inputs. $\overline{\mathrm{xHI}}$ can be driven by signal levels of 0 V to 15 V (no greater than $\mathrm{V}_{\mathrm{DD}}$ ). |
| $\begin{gathered} 4 \\ 3 \\ 11 \end{gathered}$ | ALI <br> BLI <br> CLI <br> (xLI) | Low-Side Logic Level Inputs. Logic at these three pins controls the three low side output drivers ALO (Pin 21), BLO (Pin 22) and CLO (Pin 19). If the upper inputs are grounded then the lower inputs control both xLO and xHO drivers, with the dead time set by the resistor at RDEL (Pin 7). DIS (Pin 10) high level input overrides xLI, forcing all outputs low. xLI can be driven by signal levels of 0 V to 15 V (no greater than $\mathrm{V}_{\mathrm{DD}}$ ). |
| 6 | $\mathrm{V}_{S S}$ | Ground. Connect the sources of the Low-Side power MOSFETs to this pin. |
| 7 | RDEL | Dead Time Setting. Connect a resistor from this pin to $\mathrm{V}_{\mathrm{DD}}$ to set timing current that defines the dead time between drivers - see Figure 15. All drivers turn-off with no adjustable delay, so the RDEL resistor guarantees no shoot-through by delaying the turn-on of all drivers. When RDEL is tied to $\mathrm{V}_{\mathrm{SS}}$, both upper and lowers can be commanded on simultaneously. While not necessary in most applications, a decoupling capacitor of $0.1 \mu \mathrm{~F}$ or smaller may be connected between RDEL and $\mathrm{V}_{\text {SS }}$. |
| 8 | UVLO | Undervoltage Setting. A resistor can be connected between this pin and $\mathrm{V}_{S S}$ to program the undervoltage set point, see Figure 16. With this pin not connected, the undervoltage disable is typically 6.6 V . When this pin is tied to $\mathrm{V}_{\mathrm{DD}}$, the undervoltage disable is typically 6.2 V . |
| 9 | RFSH | Refresh Pulse Setting. An external capacitor can be connected from this pin to $\mathrm{V}_{\mathrm{SS}}$ to increase the length of the start up refresh pulse - see Figure 14. If this pin is not connected, the refresh pulse is typically $1.5 \mu \mathrm{~s}$. |
| 10 | DIS | Disable Input. Logic level input that when taken high sets all six outputs low. DIS high overrides all other inputs. With DIS low, the outputs are controlled by the other inputs. DIS can be driven by signal levels of 0 V to 15 V (no greater than $\mathrm{V}_{\mathrm{DD}}$ ). |
| $\begin{aligned} & 17 \\ & 24 \\ & 14 \end{aligned}$ | AHO <br> BHO <br> CHO <br> (xHO) | High-Side Outputs. Connect to the gates of the High-Side power MOSFETs in each phase. |
| $\begin{aligned} & 15 \\ & 23 \\ & 15 \end{aligned}$ | AHS <br> BHS <br> CHS <br> (xHS) | High-Side Source Connection. Connect the sources of the High-Side power MOSFETs to these pins. The negative side of the bootstrap capacitors should also be connected to these pins. |
| 20 | $V_{\text {DD }}$ | Positive Supply. Decouple this pin to $\mathrm{V}_{\text {SS }}$ (Pin 6). |
| $\begin{aligned} & 21 \\ & 22 \\ & 19 \end{aligned}$ | ALO <br> BLO <br> CLO <br> (xLO) | Low-Side Outputs. Connect the gates of the Low-Side power MOSFETs to these pins. |

NOTE: $x=A, B$ and $C$.

## Absolute Maximum Ratings

Supply Voltage, VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.3 V to 16 V Logic I/O Voltages . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ Voltage on xHS . . . . . . . . . -6 V (Transient) to $85 \mathrm{~V}\left(-40^{\circ} \mathrm{C}\right.$ to $\left.150^{\circ} \mathrm{C}\right)$
 Voltage on $x L O$......................... . . $V_{S S}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$

Phase Slew Rate $\mathrm{V}_{\mathrm{xHS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{xHB}}+0.3 \mathrm{~V}$

## Operating Conditions



## Thermal Information

| Thermal Resistance (Typical, Note 1) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| SOIC Package | 75 |
| PDIP Package | 70 |
| Maximum Storage Temperature Range . | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $.150^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature (Soldering 10s) (SOIC - Lead Tips Only) | $.300^{\circ} \mathrm{C}$ |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.
2. All voltages are relative to $\mathrm{V}_{\mathrm{SS}}$ unless otherwise specified.
3. $x=A, B$ and C. For example, $x H S$ refers to AHS, BHS and CHS.

Electrical Specifications $\quad V_{D D}=V_{x H B}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{xHS}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{DEL}}=20 \mathrm{~K}, \mathrm{R}_{\mathrm{UV}}=\infty$, Gate Capacitance $\left(\mathrm{C}_{\mathrm{GATE}}\right)=1000 \mathrm{pF}$

| PARAMETER | TEST CONDITIONS | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C} \text { TO } \\ 150^{\circ} \mathrm{C} \end{gathered}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | MAX |  |
| SUPPLY CURRENTS AND UNDER VOLTAGE PROTECTION |  |  |  |  |  |  |  |
| $V_{\text {DD }}$ Quiescent Current | $\overline{\mathrm{xHI}}=5 \mathrm{~V}, \mathrm{xLI}=5 \mathrm{~V}$ | 2.7 | 3.4 | 4.2 | 2.1 | 4.3 | mA |
| $\mathrm{V}_{\text {DD }}$ Operating Current | $\mathrm{f}=20 \mathrm{kHz}, 50 \%$ Duty Cycle | 6.3 | 8.25 | 10.5 | 5 | 11 | mA |
| xHB On Quiescent Current | $\overline{\mathrm{xHI}}=0 \mathrm{~V}$ | - | 40 | 80 | - | 100 | $\mu \mathrm{A}$ |
| xHB Off Quiescent Current | $\overline{\mathrm{xHI}}=\mathrm{V}_{\mathrm{DD}}$ | 0.6 | 0.8 | 1.3 | 0.5 | 1.4 | mA |
| xHB Operating Current | $\mathrm{f}=20 \mathrm{kHz}, 50 \%$ Duty Cycle | 0.7 | 0.9 | 1.3 | - | 2.0 | mA |
| Qpump Output Voltage | No Load | 11.5 | 12.5 | 14 | 10.5 | 14.5 | V |
| Qpump Output Current | $\mathrm{V}_{\mathrm{xHS}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{xHB}}=22 \mathrm{~V}$ | 50 | 100 | 130 | - | 140 | $\mu \mathrm{A}$ |
| xHB, xHS Leakage Current | $\mathrm{V}_{\mathrm{xHS}}=80 \mathrm{~V}, \mathrm{~V}_{\mathrm{xHB}}=93 \mathrm{~V}$ | 7 | 24 | 45 | - | 50 | $\mu \mathrm{A}$ |
| V ${ }_{\text {DD }}$ Rising Undervoltage Threshold | Ruv open | 6.2 | 7.1 | 8.0 | 6.1 | 8.1 | V |
| $\mathrm{V}_{\text {DD }}$ Falling Undervoltage Threshold | Ruv open | 5.75 | 6.6 | 7.5 | 5.6 | 7.6 | V |
| Minimum Undervoltage Threshold | $\mathrm{R}_{\text {UV }}=\mathrm{V}_{\text {DD }}$ | 5 | 6.2 | 6.8 | 4.9 | 6.9 | V |
| INPUT PINS: ALI, BLI, CLI, $\overline{\mathbf{A H I}}, \overline{\mathrm{BHI}}, \overline{\mathrm{CHI}}$, AND DIS |  |  |  |  |  |  |  |
| Low Level Input Voltage |  | - | - | 1.0 | - | 0.8 | V |
| High Level Input Voltage |  | 2.5 | - | - | 2.7 | - | V |
| Input Voltage Hysteresis |  | - | 35 | - | - | - | mV |
| Low Level Input Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -60 | -100 | -135 | -55 | -140 | $\mu \mathrm{A}$ |
| High Level Input Current | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | -1 | - | +1 | -10 | +10 | $\mu \mathrm{A}$ |
| GATE DRIVER OUTPUT PINS: ALO, BLO, CLO, AHO, BHO, AND CHO |  |  |  |  |  |  |  |
| Low Level Output Voltage ( $\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {SS }}$ ) | ISINKING $=30 \mathrm{~mA}$ | - | 100 | - | - | 200 | mV |
| Peak Turn-On Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 0.3 | 0.5 | 0.7 | - | 1.0 | A |
| Peak Turn-Off Current | $\mathrm{V}_{\text {OUT }}=12 \mathrm{~V}$ | 0.7 | 1.1 | 1.5 | 0.5 | 1.7 | A |

Switching Specifications $V_{D D}=V_{x H B}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{xHS}}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{GATE}}=1000 \mathrm{pF}, \mathrm{R}_{\mathrm{DEL}}=10 \mathrm{k}$

| PARAMETER | TEST CONDITIONS | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C} \mathrm{TO} \\ 150^{\circ} \mathrm{C} \end{gathered}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | MAX |  |
| TURN-ON DELAY AND PROPAGATION DELAY |  |  |  |  |  |  |  |
| Dead Time | $\mathrm{R}_{\text {DEL }}=100 \mathrm{~K}$ | 3.8 | 4.5 | 6 | 3 | 7 | $\mu \mathrm{s}$ |
|  | $\mathrm{R}_{\text {DEL }}=10 \mathrm{~K}$ | 0.38 | 0.5 | 0.65 | 0.3 | 0.7 | $\mu \mathrm{S}$ |
| Dead Time Channel Matching | $R_{\text {DEL }}=10 \mathrm{~K}$ | - | 7 | 15 | - | 20 | \% |
| Lower Turn-Off Propagation Delay (xLl-xLO) | No Load | - | 30 | 45 | - | 65 | ns |
| Upper Turn-Off Propagation Delay $(\overline{\mathrm{xHI}}-\mathrm{xHO})$ | No Load | - | 75 | 90 | - | 100 | ns |
| Lower Turn-On Propagation Delay (xLI-xLO) | No Load | - | 45 | 75 | - | 90 | ns |
| Upper Turn-On Propagation Delay ( $\overline{\mathrm{xHI}}-\mathrm{xHO}$ ) | No Load | - | 65 | 90 | - | 100 | ns |
| Rise Time | $\mathrm{C}_{\text {GATE }}=1000 \mathrm{pF}$ | - | 20 | 40 | - | 50 | ns |
| Fall Time | $\mathrm{C}_{\text {GATE }}=1000 \mathrm{pF}$ | - | 10 | 20 | - | 25 | ns |
| Disable Turn-Off Propagation Delay (DIS - Lower Outputs) |  | - | 55 | 80 | - | 90 | ns |
| Disable Turn-Off Propagation Delay (DIS - Upper Outputs) |  | - | 80 | 90 | - | 100 | ns |
| Disable to Lower Turn-On Propagation Delay (DIS - xLO) |  | - | 55 | 80 | - | 100 | ns |
| $\overline{\text { Disable }}$ to Upper Enable (DIS - xHO) | $\mathrm{R}_{\text {DEL }}=10 \mathrm{~K}, \mathrm{C}_{\text {RFSH }}$ Open | - | 2.0 | - | - | - | $\mu \mathrm{S}$ |
| Refresh Pulse Width (xLO) | $\mathrm{C}_{\text {RFSH }}$ Open | - | 1.5 | - | - | - | $\mu \mathrm{s}$ |

Timing Diagrams


FIGURE 1.


FIGURE 2. DISABLE FUNCTION
NOTES:
4. X means any " $A$ ", " $B$ ", or " $C$ " phase.
5. With RDEL resistor tied to $\mathrm{V}_{\mathrm{DD}}$, lowers and uppers cannot be turned on at the same time. Low side logic overrides high side logic unless RDEL $<100 \mathrm{mV}$.

## Typical Performance Curves



FIGURE 3. $\mathrm{V}_{\mathrm{DD}}$ SUPPLY CURRENT vs $\mathrm{V}_{\mathrm{DD}}$ SUPPLY VOLTAGE


FIGURE 5. FLOATING IXHB BIAS CURRENT


FIGURE 7. CHARGE PUMP OUTPUT CURRENT


FIGURE 4. $\mathrm{V}_{\text {DD }}$ SUPPLY CURRENT vs SWITCHING FREQUENCY


FIGURE 6. OFF-STATE $\mathrm{I}_{\mathrm{XHB}}$ BIAS CURRENT


FIGURE 8. CHARGE PUMP OUTPUT VOLTAGE

Typical Performance Curves (Continued)


FIGURE 9. AVERAGE TURN-ON CURRENT (0 TO 5V)


FIGURE 11. RISE AND FALL TIMES (10-90\%)


FIGURE 13. DISABLE PIN PROPAGATION DELAY


FIGURE 10. AVERAGE TURN-OFF CURRENT (VDD TO 4V)


FIGURE 12. PROPAGATION DELAY


FIGURE 14. REFRESH TIME

Typical Performance Curves (Continued)


FIGURE 15. DEAD TIME


FIGURE 16. UNDERVOLTAGE THRESHOLD


FIGURE 17. $\mathrm{I}_{\mathrm{xHS}}$ LEAKAGE CURRENT

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

