

### Features

- Low Power Standby . . . . . **50 $\mu$ W Max**
- Low Power Operation . . . . . **.20mW/MHz Max**
- Fast Access Time . . . . . **200ns Max**
- Data Retention . . . . . **at 2.0V Min**
- TTL Compatible Input/Output
- High Output Drive - 1 TTL Load
- On-Chip Address Registers
- Common Data In/Out
- Three-State Output
- Easy Microprocessor Interfacing

### Description

The HM-6561 is a 256 x 4 static CMOS RAM fabricated using self-aligned silicon gate technology. Synchronous circuit design techniques are employed to achieve high performance and low power operation.

On-chip latches are provided for address and data outputs allowing efficient interfacing with microprocessor systems. The data output buffers can be forced to a high impedance state for use in expanded memory arrays. The data inputs and outputs are multiplexed internally for common I/O bus compatibility.


The HM-6561 is a fully static RAM and may be maintained in any state for an indefinite period of time. Data retention supply voltage and supply current are guaranteed over temperature.

### Ordering Information

PACKAGE	TEMPERATURE RANGE	220ns	300ns	PKG. NO.
CERDIP	-40°C to +85°C	HM1-6561B-9	HM1-6561-9	F18.3


### Pinout

HM-6561  
(CERDIP)  
TOP VIEW



PIN	DESCRIPTION
A	Address Input
$\bar{E}$	Chip Enable
$\bar{W}$	Write Enable
$\bar{S}$	Chip Select
DQ	Data In/Out

**Functional Diagram**



**NOTES:**

1. All lines positive logic-active high.
2. Three-state Buffers: A high  $\rightarrow$  output active.
3. Data Latches: L high  $\rightarrow$  Q = D and Q latches on falling edge of L.
4. Address Latches and Gated Decoders: Latch on falling edge of  $\bar{E}$  and gate on falling edge of  $\bar{E}$ .

# HM-6561

## Absolute Maximum Ratings

Supply Voltage ..... +7.0V  
 Input or Output Voltage ..... GND -0.3V to  $V_{CC} + 0.3V$   
 ESD Classification ..... Class 1

## Thermal Information

Thermal Resistance  $\theta_{JA}$   $\theta_{JC}$   
 CERDIP Package ..... 74°C/W 18°C/W  
 Maximum Storage Temperature Range ..... -65°C to +150°C  
 Maximum Junction Temperature ..... +175°C  
 Maximum Lead Temperature (Soldering 10s) ..... +300°C

## Die Characteristics

Gate Count ..... 1944 Gates

*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*

## Operating Conditions

Operating Voltage Range ..... +4.5V to +5.5V      Operating Temperature Range  
 HM-6561B-9, HM6561-9 ..... -40°C to +85°C

## DC Electrical Specifications $V_{CC} = 5V \pm 10\%$ ; $T_A = -40^\circ C$ to $+85^\circ C$ (HM-6561B-9, HM-6561-9)

SYMBOL	PARAMETER	LIMITS		UNITS	TEST CONDITIONS
		MIN	MAX		
ICCSB	Standby Supply Current	-	10	$\mu A$	$I_O = 0mA$ , $V_I = V_{CC}$ or GND, $V_{CC} = 5.5V$
ICCOP	Operating Supply Current (Note 1)	-	4	mA	$\bar{E} = 1MHz$ , $I_O = 0mA$ , $V_{CC} = 5.5V$ , $V_I = V_{CC}$ or GND, $\bar{W} = GND$
ICCDR	Data Retention Supply Current	-	10	$\mu A$	$V_{CC} = 2.0V$ , $I_O = 0mA$ , $V_I = V_{CC}$ or GND, $\bar{E} = V_{CC}$
VCCDR	Data Retention Supply Voltage	2.0	-	V	
II	Input Leakage Current	-1.0	+1.0	$\mu A$	$V_I = V_{CC}$ or GND, $V_{CC} = 5.5V$
IIOZ	Input/Output Leakage Current	-1.0	+1.0	$\mu A$	$V_{IO} = V_{CC}$ or GND, $V_{CC} = 5.5V$
VIL	Input Low Voltage	-0.3	0.8	V	$V_{CC} = 4.5V$
VIH	Input High Voltage	$V_{CC} - 2.0$	$V_{CC} + 0.3$	V	$V_{CC} = 5.5V$
VOL	Output Low Voltage	-	0.4	V	$I_O = 1.6mA$ , $V_{CC} = 4.5V$
VOH	Output High Voltage	2.4	-	V	$I_O = -0.4mA$ , $V_{CC} = 5.5V$

## Capacitance $T_A = +25^\circ C$

SYMBOL	PARAMETER	MAX	UNITS	TEST CONDITIONS
CI	Input Capacitance (Note 2)	6	pF	f = 1MHz, All measurements are referenced to device GND
CIO	Input/Output Capacitance (Note 2)	10	pF	

### NOTES:

1. Typical derating 1.5mA/MHz increase in ICCOP.
2. Tested at initial design and after major design changes.

## HM-6561

### AC Electrical Specifications $V_{CC} = 5V \pm 10\%$ ; $T_A = -40^{\circ}C$ to $+85^{\circ}C$ (HM-6561B-9, HM-6561-9)

SYMBOL	PARAMETER	LIMITS				UNITS	TEST CONDITIONS
		HM-6561B-9		HM-6561-9			
		MIN	MAX	MIN	MAX		
(1) TELQV	Chip Enable Access Time	-	220	-	300	ns	(Notes 1, 3)
(2) TAVQV	Address Access Time	-	220	-	300	ns	(Notes 1, 3, 4)
(3) TSLQX	Chip Select Output Enable Time	5	120	5	150	ns	(Notes 2, 3)
(4) TSHQZ	Chip Select Output Disable Time	-	120	-	150	ns	(Notes 2, 3)
(5) TELEH	Chip Enable Pulse Negative Width	220	-	300	-	ns	(Notes 1, 3)
(6) TEHEL	Chip Enable Pulse Positive Width	100	-	100	-	ns	(Notes 1, 3)
(7) TAVEL	Address Setup Time	0	-	0	-	ns	(Notes 1, 3)
(8) TELAX	Address Hold Time	40	-	50	-	ns	(Notes 1, 3)
(9) TDVWH	Data Setup Time	100	-	150	-	ns	(Notes 1, 3)
(10) TWHDX	Data Hold Time	0	-	0	-	ns	(Notes 1, 3)
(11) TWLDV	Write Data Delay Time	20	-	30	-	ns	(Notes 1, 3)
(12) TWLSH	Chip Select Write Pulse Setup Time	120	-	180	-	ns	(Notes 1, 3)
(13) TWLEH	Chip Enable Write Pulse Setup Time	120	-	180	-	ns	(Notes 1, 3)
(14) TSLWH	Chip Select Write Pulse Hold Time	120	-	180	-	ns	(Notes 1, 3)
(15) TELWH	Chip Enable Write Pulse Hold Time	120	-	180	-	ns	(Notes 1, 3)
(16) TWLWH	Write Enable Pulse Width	120	-	180	-	ns	(Notes 1, 3)
(17) TELEL	Read or Write Cycle Time	320	-	400	-	ns	(Notes 1, 3)

**NOTES:**

1. Input pulse levels: 0 to 3.0V; Input rise and fall times: 5ns (max); Input and output timing reference level: 1.5V; Output load: 1 TTL gate equivalent,  $C_L = 50pF$  (min) - for  $C_L$  greater than 50pF, access time is derated by 0.15ns per pF.
2. Tested at initial design and after major design changes.
3.  $V_{CC} = 4.5V$  and  $5.5V$ .
4.  $TAVQV = TELQV + TAVEL$ .

Timing Waveforms




FIGURE 1. READ CYCLE

TRUTH TABLE

TIME REFERENCE	INPUTS				OUTPUT	FUNCTION
	$\bar{E}$	$\bar{S1}$	$\bar{W}$	A	DQ	
-1	H	H	X	X	Z	Memory Disabled
0		X	H	V	Z	Cycle Begins, Addresses are Latched
1	L	L	H	X	X	Output Enabled
2	L	L	H	X	V	Output Valid
3		L	H	X	V	Output Latched
4	H	H	X	X	Z	Device Disabled, Prepare for Next Cycle (Same as -1)
5		X	H	V	Z	Cycle Ends, Next Cycle Begins (Same as 0)

NOTE:

1. Device selected only if both  $\bar{S1}$  and  $\bar{S2}$  are low, and deselected if either  $\bar{S1}$  or  $\bar{S2}$  are high.

The HM-6561 Read Cycle is initiated on the falling edge of  $\bar{E}$ . This signal latches the input address word into on-chip registers. Minimum address setup and hold times must be met. After the required hold time, the address lines may change state without affecting device operation. In order to read the output data  $\bar{E}$ ,  $\bar{S1}$  and  $\bar{S2}$  must be low and  $\bar{W}$  must be high. The output data will be valid at access time (TELQV).

The HM-6561 has output data latches that are controlled by  $\bar{E}$ . On the rising edge of  $\bar{E}$  the present data is latched and remains latched until  $\bar{E}$  falls. Either or both  $\bar{S1}$  or  $\bar{S2}$

may be used to force the output buffers into a high impedance state.

**Timing Waveforms (Continued)**




FIGURE 2. WRITE CYCLE

**TRUTH TABLE**

TIME REFERENCE	INPUTS					FUNCTION
	$\bar{E}$	$\bar{S1}$	$\bar{W}$	A	DQ	
-1	H	H	X	X	X	Memory Disabled
0		X	X	V	X	Cycle Begins, Addresses are Latched
1	L	L	L	X	X	Write Period Begins
2	L	L		X	V	Data In is Written
3		X	H	X	X	Write is Completed
4	H	H	X	X	X	Prepare for Next Cycle (Same as -1)
5		X	X	V	X	Cycle Ends, Next Cycle Begins (Same as 0)

**NOTE:**

1. Device selected only if both  $\bar{S1}$  and  $\bar{S2}$  are low, and deselected if either  $\bar{S1}$  or  $\bar{S2}$  are high.

The write cycle begins with the  $\bar{E}$  falling edge latching the address. The write portion of the cycle is defined by  $\bar{E}$ ,  $\bar{S1}$ ,  $\bar{S2}$  and  $\bar{W}$  all being low simultaneously. The write portion of the cycle is terminated by the first rising edge of any control line,  $\bar{E}$ ,  $\bar{S1}$ ,  $\bar{S2}$  or  $\bar{W}$ . The data setup and data hold times (TDVWH and TWHDX) must be referenced to the terminating signal. For example, if  $\bar{S2}$  rises first, data setup and hold times become TDVS2H and TS2HDX; and are numerically equal to TDVWH and TWHDX.

Data input/output multiplexing is controlled by  $\bar{W}$ . Care must be taken to avoid data bus conflicts, where the RAM outputs

become enabled when another device is driving the data inputs. The following two examples illustrate the timing required to avoid bus conflicts.

**Case 1: Both  $\bar{S1}$  and  $\bar{S2}$  Fall Before  $\bar{W}$  Falls.**

If both selects fall before  $\bar{W}$  falls, the RAM outputs will become enabled.  $\bar{W}$  is used to disable the outputs, so a disable time (TWLQZ = TWLDV) must pass before any other device can begin to drive the data inputs. This method of operation requires a wider write pulse, because TWLDV + TDVWH is greater than TWLWH. In this case TWLSL +

## HM-6561

TSHWH are meaningless and can be ignored.

Case 2:  $\overline{W}$  Falls Before Both  $\overline{S1}$  and  $\overline{S2}$  Fall.

If one or both selects are high until  $\overline{W}$  falls, the outputs are guaranteed not to enable at the beginning of the cycle. This eliminates the concern for data bus conflicts and simplifies data input timing. Data input may be applied as early as convenient, and  $\overline{TWLDV}$  is ignored. Since  $\overline{W}$  is not used to disable the outputs it can be shorter than in Case 1;  $\overline{TWLWH}$  is the minimum write pulse. At the end of the write period, if  $\overline{W}$  rises before either select, the outputs will enable, reading data just written. They will not disable until either select goes high (TSHQZ).

If a series of consecutive write cycles are to be performed,  $\overline{W}$  may remain low until all desired locations are written. This is an extension of Case 2.

Read-Modify-Write cycles and Read-Write-Read cycles can be performed (extension of Case 1). In fact data may be modified as many times as desired with  $\overline{E}$  remaining low.

	IF	OBSERVE	IGNORE
CASE 1	Both $\overline{S1}$ and $\overline{S2}$ = Low Before $\overline{W}$ = Low	TWLQZ TWLDV TDVWH	TWLWH
CASE 2	$\overline{W}$ = Low Before Both $\overline{S1}$ and $\overline{S2}$ = Low	TWLWH TDVWH	TWLQZ TWLDV

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.  
Intersil Corporation's quality certifications can be viewed at [www.intersil.com/design/quality](http://www.intersil.com/design/quality)

*Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)

### Sales Office Headquarters

#### NORTH AMERICA

Intersil Corporation  
7585 Irvine Center Drive  
Suite 100  
Irvine, CA 92618  
TEL: (949) 341-7000  
FAX: (949) 341-7123

Intersil Corporation  
2401 Palm Bay Rd.  
Palm Bay, FL 32905  
TEL: (321) 724-7000  
FAX: (321) 724-7946

#### EUROPE

Intersil Europe Sarl  
Ave. William Graisse, 3  
1006 Lausanne  
Switzerland  
TEL: +41 21 6140560  
FAX: +41 21 6140579

#### ASIA

Intersil Corporation  
Unit 1804 18/F Guangdong Water Building  
83 Austin Road  
TST, Kowloon Hong Kong  
TEL: +852 2723 6339  
FAX: +852 2730 1433