

16 x 16-Bit CMOS Parallel **Multiplier Accumulator**

April 1997

Features

- This Circuit is Processed in Accordance to MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- 16 x 16-Bit Parallel Multiplication with Accumulation to a 35-Bit Result
- High-Speed (55ns) Multiply Accumulate Time
- Low Power CMOS Operation
 - I_{CCSB} = 500μA Maximum
 - ICCOP = 7.0mA Maximum at 1.0MHz
- HMA510/883 is Compatible with the CY7C510 and the IDT7210
- · Supports Two's Complement or Unsigned Magnitude Operations
- Three-State Outputs

Ordering Information


PART NUMBER	TEMP. RANGE (^o C)	PACKAGE	PKG. NO.
HMA510GM-55/883	-55 to 125	68 Ld CPGA	G68.B
HMA510GM-65/883	-55 to 125	68 Ld CPGA	G68.B
HMA510GM-75/883	-55 to 125	68 Ld CPGA	G68.B

Description

The HMA510/883 is a high speed, low power CMOS 16 x 16-bit parallel multiplier accumulator capable of operating at 55ns clocked multiply-accumulate cycles. The 16-bit X and Y operands may be specified as either two's complement or unsigned magnitude format. Additional inputs are provided for the accumulator functions which include: loading the accumulator with the current product, adding or subtracting the accumulator contents and the current product, and preloading the Accumulator Registers from the external inputs.

All inputs and outputs are registered. The registers are all positive edge triggered, and are latched on the rising edge of the associated clock signal. The 35-bit Accumulator Output Register is broken into three parts. The 16-bit least significant product (LSP), the 16-bit most significant product (MSP), and the 3-bit extended product (XTP) Registers. The XTP and MSP Registers have dedicated output ports, while the LSP Register shares the Y-inputs in a multiplexed fashion. The entire 35-bit Accumulator Output Register may be preloaded at any time through the use of the bidirectional output ports and the preloaded control.

Block Diagram



CAUTION: These devices are sensitive to electrostatic discharge: follow proper IC Handling Procedures 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2002. All Rights Reserved 10

Pinout

					то	P VIEW					
11		N/C	X15	RND	ACC	CLKY	тс	PREL	CLKP	P33	
10	X13	X14	OEL	SUB	CLKX	v _{cc}	OEX	OEM	P34	P32	N/C
9	X11	X12			P30	P31					
8	Х9	X10				P28	P29				
7	Х7	X8				P26	P27				
6	X5	X6				P24	P25				
5	ХЗ	X4				P22	P23				
4	X1	X2								P20	P21
3	Y0/P0	XO								P18	P19
2	N/C	Y1/P1	Y3/P3	Y5/P5	Y7/P7	Y8/P8	Y10/ P10	Y12/ P12	Y14/ P14	P16	P17
1		Y2/P2	Y4/P4	Y6/P6	GND	Y9/P9	Y11/ P11	Y13/ P13	Y15/ P15	N/C	
	Α	в	С	D	Е	F	G	Н	J	к	L

68 LEAD CPGA TOP VIEW

Pin Descriptions

NAME	TYPE	DESCRIPTION
V _{CC}		The +5V power supply pins. 0.1 μ F capacitors between the V _{CC} and GND pins are recommended.
GND		The device ground.
X0-X15	Ι	X-Input Data. These 16 data inputs provide the multiplicand which may be in two's complement or unsigned magnitude format.
Y0-Y15/P0-P15	I/O	Y-Input/LSP Output Data. This 16-bit port is used to provide the multiplier which may be in two's com- plement or unsigned magnitude format. It may also be used for output of the least significant product (P0-P15) or for preloading the LSP Register.
P16-P3	I/O	MSP Output Data. This 16-bit port is used to provide the most significant product output (P16-P31). It may also be used to preload the MSP Register.
P32-P34	I/O	XTP Output Data. This 3-bit port is used to provide the extended product output (P32-P34). It may also be used to preload the XTP Register.
TC	Ι	Two's Complement Control. Input data is interpreted as two's complement when this control is HIGH. A LOW indicates the data is to be interpreted as unsigned magnitude format. This control is latched on the rising edge of CLKX or CLKY.
ACC	I	Accumulate Control. When this control is HIGH, the Accumulator Output Register contents are added to or subtracted from the current product, and the result is stored back into the Accumulator Output Register. When LOW, the product is loaded into the Accumulator Output Register overwriting the current contents. This control is also latched on the rising edge of CLKX or CLKY.



NAME	TYPE	DESCRIPTION
SUB	I	Subtract Control. When both SUB and ACC are HIGH, the Accumulator Register contents are sub- tracted from the current product. When ACC is HIGH and SUB is LOW, the Accumulator Register contents and the current product are summed. The SUB control input is latched on the rising edge of CLKX or CLKY.
RND	I	Round Control. When this control is HIGH, a one is added to the most significant bit of the LSP. When LOW, the product is unchanged.
PREL	1	Preload Control. When this control is HIGH, the three bidirectional ports may be used to preload the Accumulator Registers. The three-state controls (OEX, OEM, OEL) must be HIGH, and the data will be preloaded on the rising edge of CLKP. When this control is LOW, the Accumulator Registers function in a normal manner.
OEL	I	Y-Input/LSP Output Port Three-State Control. When OEL is HIGH, the output drivers are in the high impedance state. This state is required for Y-data input or preloading the LSP Register. When OEL is LOW, the port is enabled for LSP output.
OEM	I	MSP Output Port Three-State Control. A LOW on this control line enables the port for output. When OEM is HIGH, the output drivers are in the high impedance state. This control must be HIGH for preloading the MSP Register.
OEX	I	XTP Output Port Three-State Control. A LOW on this control line enables the port for output. When OEX is HIGH, the output drivers are in the high impedance state. This control must be HIGH for pre- loading the XTP Register.
CLKX	I	X-Register Clock. The rising edge of this clock latches the X-Data Input Register along with the TC, ACC, SUB and RND inputs.
CLKY	I	Y-Register Clock. The rising edge of this clock latches the Y-Data Input Register along with the TC, ACC, SUB and RND inputs.
CLKP	I	Product Register Clock. The rising edge of CLKP latches the LSP, MSP and XTP Registers. If the preload control is active, the data on the I/O ports is loaded into these registers. If preload is not active, the accumulated product is loaded into the registers.

Absolute Maximum Ratings	Thermal Information					
Supply Voltage	Thermal Resistance (Typical, Note 1)θJA (°C/W)θJC (°C/W)CPGA Package4310Maximum Package Power Dissipation at 125°C10					
Operating Conditions	CPGA Package					
Voltage Range	Maximum Storage Temperature Range					

Die Characteristics

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

TABLE 1. HMA5IO/883 DC ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Guaranteed and 100% Tested

PARAMETER	SYMBOL	TEST CONDITIONS	GROUP A SUBGROUPS	TEMPERATURE (^o C)	MIN	МАХ	UNITS
Logical One Input Voltage	V _{IH}	V _{CC} = 5.5V	1, 2, 3	$-55 \le T_A \le 125$	2.2	-	V
Logical Zero Input Voltage			1, 2, 3	$-55 \le T_A \le 125$	-	0.8	V
Output HIGH Voltage	V _{OH}	I _{OH} = -400μA V _{CC} = 4.5V (Note 2)	1, 2, 3	$-55 \le T_A \le 125$	2.6	-	V
Output LOW Voltage V _{OL}		I _{OL} = +4.0mA V _{CC} = 4.5V (Note 2)	1, 2, 3	$-55 \le T_A \le 125$	-	0.4	V
Input Leakage Current	lı	$V_{IN} = V_{CC}$ or GND	1, 2, 3	$-55 \le T_A \le 125$	-10	+10	μΑ
Output or I/O Leakage Current	Ι _Ο	$V_{OUT} = V_{CC}$ or GND, $V_{CC} = 5.5V$	1, 2, 3	$-55 \le T_A \le 125$	-10	+10	μΑ
Standby Power Supply Current	ICCSB	$V_{IN} = V_{CC}$ or GND, $V_{CC} = 5.5V$, Outputs Open	1, 2, 3	$-55 \le T_{A} \le 125$	-	500	μA
Operating Power Supply Current	ICCOP	$ f = 1.0MHz, V_{IN} = V_{CC} \\ or GND V_{CC} = 5.5V \\ (Note 3) $	1, 2, 3	-55 ≤ T _A ≤ 125	-	7.0	mA
Functional Test	FT	(Note 4)	7, 8	$-55 \le T_A \le 125$	-	-	

NOTES:

2. Interchanging of force and sense conditions is permitted.

3. Operating Supply Current a proportional to frequency, typical rating is 5mA/MHz.

4. Tested as follows: f = 1MHz, V_{IH} (clock inputs) = 3.2V, V_{IH} (all other inputs) = 2.6V, V_{IL} = 0.4V, $V_{OH} \ge 1.5V$, and $V_{OL} \le 1.5V$.

TABLE 2. HMA510/883 AC ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Guaranteed and 100% Tested

	(NOTE 5) GROUP A			-55		-65		-75			
PARAMETER	SYMBOL	CONDITIONS	SUBGROUPS	TEMPERATURE (^o C)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
Multiply Accumu- late Time	t _{MA}		9, 10, 11	$-55 \le T_A \le 125$	-	55	-	65	-	75	ns
Input Setup Time	ts		9, 10, 11	$-55 \le T_A \le 125$	20	-	25	-	25	-	ns



TABLE 2. HMA510/883 AC ELECTRICAL PERFORMANCE SPECIFICATIONS (Continued) Device Guaranteed and 100% Tested

		(NOTE 5)	GROUP A		-55		-65		-75		
PARAMETER	SYMBOL	CONDITIONS	SUBGROUPS	TEMPERATURE (^o C)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
Clock HIGH Pulse Width	^t PWH		9, 10, 11	$-55 \le T_A \le 125$	20	-	25	-	25	-	ns
Clock LOW Pulse Width	t _{PWL}		9, 10, 11	$-55 \le T_A \le 125$	20	-	25	-	25	-	ns
Output Delay	t _D		9, 10, 11	$-55 \le T_A \le 125$	-	30	-	35	-	35	ns
Three-State Enable Time	t _{ENA}	(Note 5)	9, 10, 11	$-55 \le T_A \le 125$	-	30	-	30	-	35	ns

NOTES:

5. AC Testing as follows: V_{CC} = 4.5V and 5.5V. Input levels 0V and 3.0V (0V and 3.2V tor clock inputs). Timing reference levels = 1.5V, Output load per test load circuit, with V_1 = 2.4V, R_1 = 500 Ω and C_L = 40pF.

6. Transition is measured at 1200mV from steady state voltage, Output loading per test load circuit, with $V_1 = 1.5V$, $R_1 = 500\Omega$ and $C_L = 40pF$.

TABLE 3. HMA510/883 ELECTRICAL PERFORMANCE SPECIFICATIONS


	TEST				-55		-65		-75		
PARAMETER	SYMBOL	CONDITIONS	NOTE	TEMPERATURE (^o C)	MIN	MAX	MIN	MAX	MIN	МАХ	UNITS
Input Capacitance	C _{IN}	V _{CC} = Open, f = 1MHz All mea- surements are ref- erenced to device GND	1	T _A = 25	-	10	-	10	-	10	pF
Output Capacitance	C _{OUT}		1	T _A = 25	-	10	-	10	-	10	pF
I/O Capacitance	C _{I/O}		1	T _A = 25	-	15	-	15	-	15	pF
Input Hold Time	tн		1	$-55 \le T_A \le 125$	3	-	3	-	3	-	ns
Three-State Disable Time	t _{DIS}		1	$-55 \le T_A \le 125$	-	30	-	30	-	30	ns
Output Rise Time	t _r	From 0.8V to 2.0V	1	$-55 \le T_A \le 125$	-	10	-	10	-	10	ns
Output Fall Time	t _f	From 2.0V to 0.8V	1	$-55 \le T_A \le 125$	-	10	-	10	-	10	ns

NOTE:

7. The parameters listed in Table 3 are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design and after major process and/or design changes.

TABLE 4. APPLICABLE SUBGROUPS

CONFORMANCE GROUPS	METHOD	SUBGROUPS				
Initial Test	100%/5004	-				
Interim Test	100%/5004	-				
PDA	100%	1				
Final Test	100%	2, 3, 8A, 8B, 10,11				
Group A	-	1, 2, 3, 7, 8A, 8B, 9, 10, 11				
Groups C and D	Samples/5005	1, 7, 9				





Burn-In Circuit

68 LEAD CPGA TOP VIEW

11		N/C	X15	RND	ACC	CLKY	тс	PREL	CLKP	P33	
10	X13	X14	OEL	SUB	CLKX	v _{cc}	OEX	OEM	P34	P32	N/C
9	X11	X12								P30	P31
8	Х9	X10								P28	P29
7	Х7	X8								P26	P27
6	Х5	X6								P24	P25
5	ХЗ	X4								P22	P23
4	X1	X2								P20	P21
3	Y0/P0	XO								P18	P19
2	N/C	Y1/P1	Y3/P3	Y5/P5	Y7/P7	Y8/P8	Y10/ P10	Y12/ P12	Y14/ P14	P16	P17
1		Y2/P2	Y4/P4	Y6/P6	GND	Y9/P9	Y11/ P11	Y13/ P13	Y15/ P15	N/C	
	Α	в	С	D	Е	F	G	н	J	к	L

CPGA PIN	PIN NAME	BURN-IN SIGNAL
B6	X6	F1
A6	X5	F2
B5	X4	F3
A5	Х3	F4
B4	X2	F5
A4	X1	F6
B3	X0	F7
A3	Y0/P0	F8
B2	Y1/P1	F9
B1	Y2/P2	F10
C2	Y3/P3	F11
C1	Y4/P4	F12
D2	Y5/P5	F13
D1	Y6/P6	F14
E2	Y7/P7	F15
E1	GND	GND
F2	Y8/P8	F1
F1	Y9/P9	F2
G2	Y10/P10	F3

CPGA PIN	PIN NAME	BURN-IN SIGNAL
G1	Y11/P11	F5
H2	Y12/P12	F4
H1	Y13/P13	F4
J2	Y14/P14	F8
J1	Y15/P15	F9
K2	P16	V _{CC} /2
L2	P17	V _{CC} /2
К3	P18	V _{CC} /2
L3	P19	V _{CC} /2
K4	P20	V _{CC} /2
L4	P21	V _{CC} /2
K5	P22	V _{CC} /2
L5	P23	V _{CC} /2
K6	P24	V _{CC} /2
L6	P25	V _{CC} /2
K7	P26	V _{CC} /2
L7	P27	V _{CC} /2
K8	P28	V _{CC} /2
L8	P29	V _{CC} /2

CPGA PIN	PIN NAME	BURN-IN SIGNAL
K9	P30	V _{CC} /2
L9	P31	V _{CC} /2
K10	P32	V _{CC} /2
K11	P33	V _{CC} /2
J10	P34	V _{CC} /2
J11	CLKP	F0
H10	OEM	GND
H11	PREL	F6
G10	OEX	GND
G11	TC	F5
F10	V _{CC}	V _{CC}
F11	CLKY	F0
E10	CLKY	F0
E11	ACC	F1
D10	SUB	F2
D11	RND	F3
C10	OEL	V _{CC}
C11	X15	F8
B10	X14	F9
A10	X13	F10
B9	X12	F11
A9	X11	F12
B8	X10	F13
A8	Х9	F14
B7	X8	F15
A7	Х7	F7
A2	N.C.	N.C.
K1	N.C.	N.C.
L10	N.C.	N.C.
B11	N.C.	N.C.

NOTES:

8. V_{CC} = 5.5V +0.5V/-0.0V with 0.1µF decoupling capacitor to GND.

9. F0 = 100kHz, F1 = F0/2, F2 = F1/2, 10%

10. V_{IH} = V_{CC} - 1V $\pm 0.5V$ (Min), V_{IL} = 0.8V (Max).

11. $47 k\Omega$ load resistors used on all pins except V_{CC} and GND (Pin-Grid identifiers F10, G10, G11 and H11).



Die Characteristics

DIE DIMENSIONS:

184 x 176 x 19 ± 1mils

METALLIZATION:


Type: Si - Al or Si-Al-Cu Thickness: 8kÅ

Metallization Mask Layout

GLASSIVATION: Type: Nitrox

Thickness: 10kÅ

WORST CASE CURRENT DENSITY: 0.9 x 10⁵A/cm²



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com