3191.2



Data Sheet August 2000 File Number

Radiation Hardened CMOS Programmable Peripheral Interface

The Intersil HS-82C55ARH is a high performance, radiation hardened CMOS version of the industry standard 8255A and is manufactured using a hardened field, self-aligned silicon gate CMOS process. It is a general purpose programmable I/O device which may be used with many different microprocessors. There are 24 I/O pins which are organized into two 8-bit and two 4-bit ports. Each port may be programmed to function as either an input or an output. Additionally, one of the 8-bit ports may be programmed for bidirectional operation, and the two 4-bit ports can be programmed to provide handshaking capabilities. The high performance, radiation hardness, and industry standard configuration of the HS-82C55ARH make it compatible with the HS-80C86RH radiation hardened microprocessor.

Static CMOS circuit design insures low operating power. Bus hold circuitry eliminates the need for pull-up resistors. The Intersil hardened field CMOS process results in performance equal to or greater than existing radiation resistant products at a fraction of the power.

Specifications for Rad Hard QML devices are controlled by the Defense Supply Center in Columbus (DSCC). The SMD numbers listed here must be used when ordering.

Detailed Electrical Specifications for these devices are contained in SMD 5962-95819. A "hot-link" is provided on our homepage for downloading. www.intersil.com/spacedefense/space.asp

Ordering Information

ORDERING NUMBER	INTERNAL MKT. NUMBER	TEMP. RANGE (°C)
5962R9581901QQC	HS1-82C55ARH-8	-55 to 125
5962R9581901VQC	HS1-82C55ARH-Q	-55 to 125

Features

- Electrically Screened to SMD # 5962-95819
- QML Qualified per MIL-PRF-38535 Requirements
- · Radiation Hardened
 - Total Dose......100 krad(Si) (Max)

 - Latch Up Free EPI-CMOS
- Low Power Consumption
- Pin Compatible with NMOS 8255A and the Intersil 82C55A
- High Speed, No "Wait State" Operation with 5MHz HS-80C86RH
- 24 Programmable I/O Pins
- Bus-Hold Circuitry on All I/O Ports Eliminates Pull-Up Resistors
- Direct Bit Set/Reset Capability
- Enhanced Control Word Read Capability
- Hardened Field, Self-Aligned, Junction Isolated CMOS Process
- Single 5V Supply
- · 2.0mA Drive Capability on All I/O Port Outputs
- Military Temperature Range -55°C to 125°C

Pinout

CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T40 TOP VIEW


PA4 PA3 40 11 2 39 PA5 PA2 PA1 3 38 PA6 PA7 PA₀ 37 WR \overline{RD} CS 35 RESET 34 D0 GND 8 33 D1 Α1 9 32 D2 ΑO 10 31 D3 PC7 30 PC6 D4 29 D5 D6 PC₀ 27 D7 VDD PC₁ 26 PB7 25 PC₂ 16 PB6 PC₃ 24 23 PB5 PB₀ 22 PB4 PB1 PB3 PB₂

HS-82C55ARH


Pin Descriptions

SYMBOL	PIN NUMBERS	TYPE	DESCRIPTION		
PA0-7	1-4, 37-40	I/O	Port A: General purpose I/O Port. Data direction and mode is determined by the contents of the Control Word.		
PB0-7	18-25	I/O	Port B: General purpose I/O port. See Port A.		
PC0-3	14-17	I/O	Port C (Lower): Combination I/O port and control port associated with Port B. See Port A.		
PC4-7	10-13	I/O	Port C (Upper): Combination I/O Port and control port associated with Port A. See Port A.		
D0-7	27-34	I/O	Bidirectional Data Bus: Three-State data bus enabled as an input when \overline{CS} and \overline{WR} are low and as an output when \overline{CS} and \overline{RD} are low.		
VDD	26	I	VDD: The +5V power supply pin. A 0.1μF capacitor between pins 26 and 7 is recommended decoupling.		
GND	7	I	Ground.		
CS	6	I	Chip Select: A "low" on this input pin enables the communication between the HS-82C55 and the CPU.		
RD	5	I	Read: A "low" on this input pin enables the HS-82C55ARH to send the data or status info to the CPU on the data bus. In essence, it allows the CPU to "read from" the HS-82C55A		
WR	36	I	Write: A "low" on this input pin enables the CPU to write data or control words into the HS-82C55ARH.		
A0 and A1	8, 9	I	Port Select 0 and Port Select 1: These input signals, in conjunction with the \overline{RD} and \overline{WR} inputs, control the selection of one of the three ports or the control word registers. They are normally connected to the Least Significant Bits of the address bus (A0 and A1).		
Reset	35	I	Reset: A "high" on this input clears the control register and all ports (A, B, C) are set to the input mode. "Bus hold" devices internal to the HS-82C55ARH will hold the I/O port inputs to a logic "1 state with a maximum hold current of 400μA.		

Functional Diagram



AC Test Circuit




NOTE: Includes stray and jig capacitance.

TEST CONDITIONS DEFINITION TABLE

V1	R1	R2	C1	
1.7V	523Ω	Open	150pF	

AC Testing Input, Output Waveforms



NOTE: AC Testing: All parameters tested as per test circuits. Input rise and fall times are driven at 1V/ns.

Waveforms




FIGURE 1. MODE 0 (BASIC INPUT)




FIGURE 3. MODE 1 (STROBED INPUT)




FIGURE 5. MODE 2 (BIDIRECTIONAL)

NOTE: Any sequence where \overline{WR} occurs before \overline{ACK} and \overline{STB} occurs before \overline{RD} is permissible.




FIGURE 2. MODE 0 (BASIC OUTPUT)




FIGURE 4. MODE 1 (STROBED OUTPUT)




FIGURE 6. WRITE TIMING





FIGURE 7. READ TIMING

Burn-In Circuits

PROGRAMMABLE PERIPHERAL INTERFACE




STATIC CONFIGURATION

NOTES:

- 1. $VDD = 6.0V \pm 0.5\%$
- 2. IDD <500μA
- 3. $T_A Min = 125^{\circ}C$

PROGRAMMABLE PERIPHERAL INTERFACE




DYNAMIC CONFIGURATION

NOTES:

- 4. $VDD = 6.0V \pm 5\%$ for Burn-In
- 5. VDD = $5.0V \pm 5\%$ for Life Test
- 6. All resistors are $10k\Omega \pm 5\%$
- 7. $-0.3V \le VIL \le 0.8V$
- 8. $VDD 1.0V \le VIH \le VDD$
- 9. IDD < 5mA
- 10. F0 = 10kHz, 50% Duty cycle
- 11. F1 = F0/2; F2 = F1/2; F3 = F2/2; F4 = F3/2 . . . F7 = F6/2
- 12. $T_A Min = 125^{\circ}C$

Irradiation Circuit

CMOS PROGRAMMABLE PERIPHERAL INTERFACE



NOTE: 13. VDD = 5.5V

Functional Description

The HS-82C55ARH is a programmable peripheral interface designed to allow microcomputer systems to control and interface with all types of peripheral devices. It has the ability to generate and respond to all asynchronous handshaking signals necessary to transfer data to and from peripheral devices, and it can also interrupt the processor when a peripheral needs servicing. These capabilities allow the HS-82C55ARH to be used in an unlimited number of applications including EXTERNAL SYSTEM CONTROL, ASYNCHRONOUS DATA TRANSFER, and SYSTEMS MONITORING.

Data Bus Buffer

This three-state bidirectional 8-bit buffer is used to interface the HS-82C55ARH to the system data bus (see Figure 8). Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. Control words and status information are also transferred through the data bus buffer.




FIGURE 8. BLOCK DIAGRAM DATA BUS BUFFER,
READ/WRITE, GROUP A AND B CONTROL
LOGIC FUNCTIONS

Read/Write and Control Logic

The function of this block is to manage all of the internal and external transfer of both Data and Control or Status words. It accepts inputs from the CPU Address and Control busses and in turn, issues commands to both of the Control Groups.

Group A and Group B Controls

The functional configuration of each port is programmed by the systems software. In essence, the CPU writes a control word to the HS-82C55ARH. The control word contains information such as "mode", "bit set", "bit reset", etc., that initializes the functional configuration of the HS-82C55ARH.

Each of the Control blocks (Group A and Group B) accepts "commands" from the Read/Write Control Logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.

Control Group - Port A and Port C upper (C7 - C4).

Control Group - Port B and Port C lower (C3 - C0).

Ports A, B, C

The HS-82C55ARH contains three 8-bit ports (A, B and C). All can be configured to a wide variety of functional characteristics by the system software but each has its own special features or "personality" to further enhance the power and flexibility of the HS-82C55ARH.

Port A One 8-bit data output latch/buffer and one 8-bit data input latch. Both "pull-up" and "pull-down" bus hold devices are present on Port A. See Figure 9A.

Port B One 8-bit data input/output latch/buffer and one 8-bit data input buffer. See Figure 9B.

Port C One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and can be used for the control signal outputs and status signal inputs in conjunction with Ports A and B. See Figure 9B.




FIGURE 9A.




FIGURE 9B.

FIGURE 9. I/O PORT CONFIGURATION

Operational Description

Control Word

The data direction and mode of Ports A, B and C are determined by the contents of the Control Word. See Figure 11. The Control Word can be both written and read as shown in Table 1 and 2. During write operations, the function of the Control Word being written is determined by data bit D7. If D7 is low, the data on D0 - D3 will set or reset one of the bits of Port C. See Figure 12. During read Operations, the Control Word will always be in the format illustrated in Figure 11 with Bit D7 high to indicate Control Word Mode Information.




FIGURE 10. BASIC MODE DEFINITIONS AND BUS INTERFACE

TABLE 1.

A 1	A0	RD	WR	CS	INPUT OPERATION (READ)
0	0	0	1	0	Port A - Data Bus
0	1	0	1	0	Port B - Data Bus
1	0	0	1	0	Port C - Data Bus
1	1	0	1	0	Control Word - Data Bus

TABLE 2.

A 1	Α0	RD	WR	cs	OUTPUT OPERATION (WRITE)
0	0	1	0	0	Data Bus - Port A
0	1	1	0	0	Data Bus - Port B
1	0	1	0	0	Data Bus - Port C
1	1	1	0	0	Data Bus - Control Word

TABLE 3.

A 1	A0	RD	WR	CS	DISABLE FUNCTION
Χ	Х	Х	Х	1	Data Bus - 3-State

TABLE 3.

A 1	A0	RD	WR	CS	DISABLE FUNCTION
Х	Х	1	1	0	Data Bus - 3-State




FIGURE 11. MODE SET CONTROL WORD FORMAT

Mode Selection

There are three basic modes of operation that can be selected by the system software:

Mode 0 - Basic Input/Output

Mode 1 - Strobed Input/Output

Mode 2 - Bidirectional Bus

When the RESET input goes "high", all ports will be set to the input mode with all 24 port lines held at the logic "one" level by internal bus hold devices. After reset, the HS-82C55ARH can remain in the input mode with no additional initialization required. This eliminates the need for pull-up or pull-down resistors in all CMOS designs. During the execution of the system program, any of the other modes may be selected using a single output instruction. This allows a single HS-82C55ARH to service a variety of peripheral devices with a simple software maintenance routine.

The modes for Port A and Port B can be separately defined while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status register, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance: Group B can be programmed in

Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape recorder on an interrupt-driven basis.

The mode definitions and possible mode combinations may seem confusing at first but after a cursory review of the complete device operation a simple, logical I/O approach will surface. The design of the HS-82C55ARH has taken into account things such as efficient PC board layout, control signal definition vs PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design represents the maximum use of the available pins.




FIGURE 12. BIT SET/RESET CONTROL WORD FORMAT

Single Bit/Set/Reset Feature

Any of the eight bits of Port C can be Set or Reset using a single OUTput instruction. See Figure 12. This feature reduces software requirements in control-based applications.

Interrupt Control Functions

When the HS-82C55ARH is programmed to operate in Mode 1 or Mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from Port C, can be inhibited or enable by setting or resetting the associated INTE flip-flop, using the Bit Set/Reset function of Port C.

This function allows the programmer to enable or disable a CPU interrupt by a specific I/O device without affecting any other device in the interrupt structure.

INTE Flip-Flop Definition:

(BIT-SET) - INTE is SET - Interrupt enable.

(BIT-RESET) - INTE is RESET - Interrupt disable.

NOTE: All mask flip-flops are automatically reset during mode selection and device Reset.

Operating Modes

Mode 0 (Basic Input/Output)

This functional configuration provides simple input and output operations for each of the three ports. No handshaking it required, data is simply written to or read from a specific port.

Mode 0 Basic Functional Definitions:

- Two 8-bit ports and two 4-bit ports
- · Any port can be input or output
- · Outputs are latched
- · Inputs are not latched
- 16 different Input/Output configurations possible




FIGURE 13. MODE 0 (BASIC INPUT)




FIGURE 14. MODE 0 (BASIC OUTPUT)

HS-82C55ARH


Mode 0 Port Definition

į	A		3	GROUP A			G	ROUP B
D4	D3	D1	D0	PORT A	PORT C (UPPER)	NO.	PORT B	PORT C (LOWER)
0	0	0	0	Output	Output	0	Output	Output
0	0	0	1	Output	Output	1	Output	Input
0	0	1	0	Output	Output	2	Input	Output
0	0	1	1	Output	Output	3	Input	Input
0	1	0	0	Output	Input	4	Output	Output
0	1	0	1	Output	Input	5	Output	Input
0	1	1	0	Output	Input	6	Input	Output
0	1	1	1	Output	Input	7	Input	Input
1	0	0	0	Input	Output	8	Output	Output
1	0	0	1	Input	Output	9	Output	Input
1	0	1	0	Input	Output	10	Input	Output
1	0	1	1	Input	Output	11	Input	Input
1	1	0	0	Input	Input	12	Output	Output
1	1	0	1	Input	Input	13	Output	Input
1	1	1	0	Input	Input	14	Input	Output
1	1	1	1	Input	Input	15	Input	Input

Mode 0 Configurations

D7 D6 D5 D4 D3 D2 D1 D0


CONTROL WORD #0




CONTROL WORD #1

D7 D6 D5 D4 D3 D2 D1 D0


D7 D6 D5 D4 D3 D2 D1 D0



CONTROL WORD #2




CONTROL WORD #3




Mode 0 Configurations (Continued)


CONTROL WORD #4



CONTROL WORD #5




CONTROL WORD #6




CONTROL WORD #7


D7 D6 D5 D4 D3 D2 D1 D0




CONTROL WORD #8




CONTROL WORD #9



CONTROL WORD #10




CONTROL WORD #11




PB7 - PB0

Mode 0 Configurations (Continued)

CONTROL WORD #12



CONTROL WORD #14



Operating Modes

Mode 1 (Strobed Input/Output)

This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or "handshaking" signals. In Mode 1, Port A and Port B use the lines on Port C to generate or accept these "handshaking" signals.

Mode 1 Basic Functional Definitions:

- Two Groups (Group A and Group B)
- Each group contains one 8-bit port and one 4-bit control/data port.
- The 8-bit data port can be either input or output. Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8-bit port.

Input Control Signal Definition


STB (Strobe Input)

A "low" on this input loads data into the input latch.


IBF (Input Buffer Full F/F)

A "high" on this output indicates that the data has been loaded into the input latch; in essence, an acknowledgment. IBF is set by $\overline{\text{STB}}$ input being low and is reset by the rising edge of the $\overline{\text{RD}}$ input.

CONTROL WORD #13



CONTROL WORD #15



INTR (Interrupt Request)

A "high" on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set by the rising edge of $\overline{\text{STB}}$ and reset by the falling edge of $\overline{\text{RD}}$. This procedure allows an input device to request service from the CPU by simply strobing its data into the port.

INTE A

Controlled by Bit Set/Reset of PC4.

INTE B

Controlled by Bit Set/Reset of PC2.




FIGURE 15. MODE 1 INPUT




FIGURE 16. MODE 1 (STROBED INPUT)

Output Control Signal Definition

OBF (Output Buffer Full F/F)

The OBF output will go "low" to indicate that the CPU has written data out to the specified port. This does not mean valid data is sent out of the port at this time since OBF can go true before data is available. Data is guaranteed valid at the rising edge of OBF. See Note 1. The OBF F/F will be set by the rising edge of the WR input and reset by ACK input being low.

ACK (Acknowledge Input)

A "low" on this input informs the HS-82C55ARH that the data from Port A or Port B is ready to be accepted. In essence, a response from the peripheral device indicating that it is ready to accept data. See Note 14.

INTR (Interrupt Request)

A "high" on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set by the rising edge of ACK and reset by the falling edge of WR.




FIGURE 17. MODE 1 OUTPUT

INTE A

Controlled by Bit Set/Reset of PC6.

INTE B

Controlled by Bit Set/Reset of PC2.




FIGURE 18. MODE 1 (STROBED OUTPUT)

NOTE:

14. To strobe data into the peripheral device, the user must operate the strobe line in a hand shaking mode. The user needs to send OBF to the peripheral device, generate an ACK from the peripheral device and then latch data into the peripheral device on the rising edge of OBF.

Combinations of Mode 1: Port A and Port B can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O applications.




FIGURE 19. COMBINATIONS OF MODE 1

Operating Modes

MODE 2 (Strobed Bidirectional Bus I/O)

The functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both transmitting and receiving data (bidirectional bus I/O). "Handshaking" signals are provided to maintain proper bus flow discipline similar to MODE 1. Interrupt generation and enable/disable functions are also available.

Mode 2 Basic Functional Definitions:

- · Used in Group A only.
- One 8-bit, bidirectional bus port (Port A) and a 5-bit control port (Port C).
- · Both inputs and outputs are latched.
- The 5-bit control port (Port C) is used for control and status for the 8-bit, bidirectional bus port (Port A).

Bidirectional Bus I/O Control Signal Definition INTR (INTERRUPT REQUEST)

A high on this output can be used to interrupt the CPU for both input or output operations. INTR will be set either by the rising edge of \overline{ACK} (INTE1 = 1) or the rising edge of \overline{STB} (INTE2 = 1). INTR will be reset by the falling edge of \overline{WR} (if previously set by the rising edge or \overline{ACK}), the falling edge of \overline{RD} (if previously set by the rising edge of \overline{STB}), or the falling edge of \overline{WR} when immediately following a low \overline{WR} pulse or the falling edge of \overline{RD} when immediately following a low \overline{WR} pulse (if previously set by the rising edges of both \overline{ACK} and \overline{STB}).

Output Operations

OBF (OUTPUT BUFFER FULL)

The $\overline{\text{OBF}}$ output will go "low" to indicate that the CPU has written data out to Port A.

ACK (ACKNOWLEDGE)

A "low" on this input enables the three-state output buffer of Port A to send out the data. Otherwise, the output buffer will be in the high impedance state.

INTE 1 (THE INTE FLIP-FLOP ASSOCIATED WITH OBF)

Controlled by Bit Set/Reset of PC6.

Input Operations

STB (STROBE INPUT)

A "low" on this input loads data into the input latch.

IBF (INPUT BUFFER FULL F/F)

A "high" on this output indicates that data has been loaded into the input latch.

INTE 2 (THE INTE FLIP-FLOP ASSOCIATED WITH IBF)

Controlled by Bit Set/Reset of PC4.

CONTROL WORD D7 D6 D5 D4 D3 D2 D1 D0 1 0 1/0 1/0 1/0 PC2 - PC0 1 = INPUT 0 = OUTPUT PORT B 1 = INPUT 0 = OUTPUT GROUP B MODE 0 = MODE 0 1 = MODE 1

FIGURE 20. MODE CONTROL WORD





FIGURE 21. MODE 2 (BIDIRECTIONAL)



NOTE: Any sequence where \overline{WR} occurs before \overline{ACK} and \overline{STB} occurs before \overline{RD} is permissible.

FIGURE 22. MODE 2 (BIDIRECTIONAL)

MODE DEFINITION SUMMARY

	MOI	MODE 0		DE 1	MODE 2	
	IN	OUT	IN	OUT	GROUP A ONLY	
PA0	In	Out	In	Out		
AP1	ln	Out	In	Out	←	
PA2	In	Out	In	Out	←	
PA3	In	Out	In	Out	← →	
PA4	In	Out	In	Out	← →	
PA5	In	Out	In	Out	←	
PA6	In	Out	In	Out	← →	
PA7	In	Out	In	Out	←	
					←	
PB0	In	Out	In	Out	-	
PB1	In	Out	In	Out	-	<u> </u>
PB2	In	Out	In	Out	-	
PB3	In	Out	In	Out	-	
PB4	In	Out	In	Out	-	Mode 0 or
PB5	In	Out	In	Out	-	Mode 1 Only
PB6	In	Out	In	Out	-	
PB7	In	Out	In	Out	-	
						J
PC0	In	Out	INTR B	INTR B	I/O	
PC1	In	Out	IBF B	OBF B	I/O	
PC2	In	Out	STB B	ACK B	I/O	
PC3	In	Out	INTR A	INTR A	INTR A	
PC4	In	Out	STB A	I/O	STB A	
PC5	In	Out	IBF A	I/O	IBF A	
PC6	In	Out	I/O	ACK A	ACK A	
PC7	In	Out	I/O	OBF A	OBF A	

Special Mode Combination Considerations

There are several combinations of modes possible. For any combination, some or all of Port C lines are used for control or status. The remaining bits are either inputs or outputs as defined by a "Set Mode" command.

During a read of Port C, the state of all the Port C lines, except the \overline{ACK} and \overline{STB} lines, will be placed on the data bus. In place of the ACK and STB line states, flag status will appear on the data bus in the PC2, PC4, and PC6 bit positions as illustrated by Figure 25.

Through a "Write Port C" command, only the Port C pins programmed as outputs in a Mode 0 group can be written. No other pins can be affected by a "Write Port C" command, nor can the interrupt enable flags be accessed. To write to any Port C output programmed as an output in a Mode 1 group or to change an interrupt enable flag, the "Set/Reset Port C Bit" command must be used.

With a "Set/Reset Port C Bit" command, any Port C line programmed as an output (including IBF and \overline{OBF}) can be written, or an interrupt enable flag can be either set or reset. Port C lines programmed as inputs, including \overline{ACK} and \overline{STB} lines, associated with Port C fare not affected by a "Set/Reset Port C Bit" command. Writing to the corresponding Port C bit positions of the \overline{ACK} and \overline{STB} lines with the "Set/Reset Port C Bit" command will affect the Group A and Group B interrupt enable flags, as illustrated in Figure 25.

INPUT CONFIGURATION





FIGURE 23. MODE 1 STATUS WORD FORMAT



NOTE: (Defined by Mode 0 or Mode 1 Selection)

FIGURE 24. MODE 2 STATUS WORD FORMAT

HS-82C55ARH

Current Drive Capability

Any output on Port A, B or C can sink or source 2.5mA. This feature allows the 82C55A to directly drive Darlington type drivers and high-voltage displays that require such sink or source current.

Reading Port C Status (Figures 23 and 24)

In Mode 0, Port C transfers data to or from the peripheral device. When the 82C55A is programmed to function in Modes 1 or 2, Port C generates or accepts "hand shaking" signals with the peripheral device. Reading the contents of Port C allows the programmer to test or verify the "status" of each peripheral device and change the program flow accordingly.

There is no special instruction to read the status information from Port C. A normal read operation of Port C is executed to perform this function.

INTERRUPT ENABLE FLAG	POSITION	ALTERNATE PORT C PIN SIGNAL (MODE)
INTE B	PC2	ACKB (Output Mode 1) or STBB (Input Mode 1)
INTE A2	PC4	STBA (Input Mode 1 or Mode 2)
INTE A1	PC6	ACKA (Output Mode 1 or Mode 2)

FIGURE 25. INTERRUPT ENABLE FLAGS IN MODES 1 AND 2

Die Characteristics

DIE DIMENSIONS:

3420μm x 4350μm x 485μm ±25μm

INTERFACE MATERIALS:

Glassivation:

Type: SiO2

Thickness: 8kÅ ±1kÅ

Top Metallization:

Type: Al/Si

Thickness: 11kÅ ±2kÅ


ADDITIONAL INFORMATION:

Worst Case Current Density:

 $7.7 \times 10^4 \text{ A/cm}^2$

Metallization Mask Layout

HS-82C55ARH



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902

TEL: (321) 724-7000 FAX: (321) 724-7240 **EUROPE**

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium

TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 **ASIA**

Intersil Ltd. 8F-2, 96, Sec. 1, Chien-kuo North, Taipei, Taiwan 104 Republic of China TEL: 886-2-2515-8508

TEL: 886-2-2515-8508 FAX: 886-2-2515-8369