# 64-Channel Serial To Parallel Converter With P-Channel Open Drain Controllable Output Current

## **Ordering Information**

	Package Options						
Device	80-Lead Quad Ceramic Gullwing	80 Lead Quad Plastic Gullwing	Die	80 Lead Quad Ceramic Gullwing (MIL-Std-833 Processed*)			
HV57009	HV57009DG	HV57009PG	HV57009X	RBHV57009DG			

<sup>\*</sup> For Hi-Rel process flows, refer to page 5-3 of the Databook.

### **Features**

- ☐ Processed with HVCMOS® technology
- □ 5V CMOS Logic
- ☐ Output voltage up to -85V
- Output current source control
- ☐ 16MHz equivalent data rate
- □ Latched data outputs
- ☐ Forward and reverse shifting options (DIR pin)
- □ Diode to V<sub>DD</sub> allows efficient power recovery
- ☐ Hi-Rel processing available

## **Absolute Maximum Ratings**

Supply voltage, V <sub>DD</sub> <sup>1</sup>		-0.5V to +7.5V
Output Voltage, V <sub>NN</sub> <sup>1</sup>	V	<sub>DD</sub> + 0.5V to -95V
Logic input levels <sup>1</sup>	-(	0.3V to V <sub>DD</sub> +0.3V
Ground Current <sup>2</sup>		1.5A
Continuous total power dissipation <sup>3</sup>	Plastic Ceramic	1200mW 1900mW
Operating temperature range	Plastic Ceramic	-40°C to +85°C -55°C to +125°C
Storage temperature range		-65°C to +150°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds	)	260°C

#### Notes:

- 1. All voltages are referenced to V<sub>ss</sub>.
- 2. Limited by the total power dissipated in the package.
- For operation above 25°C ambient derate linearly to maximum operating temperature at 20mW/°C for plastic and at 19mW/°C for ceramic.

## **General Description**

The HV570 is a low-voltage serial to high-voltage parallel converter with P-channel open drain outputs. This device has been designed for use as a driver for plasma panels.

The device has two parallel 32-bit shift registers, permitting data rate twice the speed of one (they are clocked together). There are also 64 latches and control logic to perform the blanking of the outputs.  $HV_{OUT}1$  is connected to the first stage of the first shift register through the blanking logic. Data is shifted through the shift registers on the logic low to high transition of the clock. The DIR pin causes CCW shifting when connected to  $V_{DD}$ . A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register ( $HV_{OUT}64$ ). Operation of the shift register is not affected by the  $\overline{LE}$  (latch enable), or the  $\overline{BL}$  (blanking) inputs. Transfer of data from the shift registers to latches occurs when the  $\overline{LE}$  input is high. The data in the latches is stored when  $\overline{LE}$  is low.

The HV570 has 64 channels of output constant current sourcing capability. They are adjustable from 0.1 to 2.0mA through one external resistor or a current source.

## **Electrical Characteristics**

**DC Characteristics** (All voltages are referenced to  $V_{SS}$ ,  $V_{SS}$  = 0, TA = 25°C)

Symbol	Parameter		Min	Max	Units	Conditions
I <sub>DD</sub>	V <sub>DD</sub> supply current			15	mA	$V_{DD} = V_{DD}$ , max $f_{CLK} = 8MHz$
I <sub>NN</sub>	High voltage supply current			-10	μΑ	Outputs off, HV <sub>OUT</sub> = -85V (total of all outputs)
I <sub>DDQ</sub>	Quiescent V <sub>DD</sub> supply current			100	μΑ	All inputs = $V_{DD}$ , except +IN = $V_{SS}$ = GND
V <sub>OH</sub>	High-level output	Data out	V <sub>DD</sub> -0.5		V	$I_{O} = -100 \mu A$
		HV <sub>OUT</sub>	+1	V <sub>DD</sub>	V	$I_O = -2mA$
V <sub>OL</sub>	Low-level output Data out			+0.5	V	$I_{O} = 100 \mu A$
I <sub>IH</sub>	High-level logic input current			1	μΑ	$V_{IH} = V_{DD}$
I <sub>IL</sub>	Low-level logic input curr	ent		-1	μΑ	$V_{IL} = 0V$
I <sub>CS</sub>	HV output source current			-2	mA	V <sub>REF</sub> = 2V, R <sub>EXT</sub> = 1K, see Figures 8a and 8b
			-0.1		mA	V <sub>REF</sub> = 0.1V, R <sub>EXT</sub> = 1K, see Figure 8a and 8b
Δl <sub>CS</sub>	HV output source curren	for I <sub>REF</sub> = 2.0mA		10	%	$V_{REF} = 2V, R_{EXT} = 1K$

Notes 1: Current going out of the chip is considered negative.

### **AC Characteristics** (Logic signal inputs and Data inputs have $t_r$ , $t_r \le 5$ ns [10% and 90% points] for measurements)

Symbol	Parameter	Min	Max	Units	Conditions
f <sub>CLK</sub>	Clock frequency	DC	8	MHz	Per register
f <sub>CLK</sub>	Clock frequency	DC	4.5	MHz	When cascading devices
t <sub>WL</sub> , t <sub>WH</sub>	Clock width high or low	62		ns	
t <sub>SU</sub>	Data set-up time before clock rises	20		ns	
t <sub>H</sub>	Data hold time after clock rises	15		ns	
t <sub>ON</sub> , t <sub>OFF</sub>	Time for latch enable to HV <sub>OUT</sub>		500	ns	C <sub>L</sub> = 15pF
t <sub>DHL</sub>	Delay time clock to data high to low		150	ns	$C_L = 15pF$
t <sub>DLH</sub>	Delay time clock to data low to high		150	ns	$C_L = 15pF$
t <sub>DLE</sub>	Delay time clock to LE low to high	45		ns	
t <sub>WLE</sub>	Width of LE pulse	25		ns	
t <sub>SLE</sub>	LE set-up time before clock rises	0		ns	
t <sub>r</sub> , t <sub>f</sub>	Maximum allowable clock rise and fall time (10% and 90% points)		100	ns	

## **Recommended Operating Conditions**

Symbol	Paramete	Min	Max	Units	
V <sub>DD</sub>	Logic supply voltage	4.5	5.5	V	
HV <sub>OUT</sub>	HV output off voltage	-85	V <sub>DD</sub>	V	
V <sub>IH</sub>	High-level input voltage	V <sub>DD</sub> - 1.2V	V <sub>DD</sub>	V	
V <sub>IL</sub>	Low-level input voltage	0	1.2	V	
f <sub>CLK</sub>	Clock frequency per register	DC	8	MHz	
f <sub>CLK</sub>	Clock frequency per register	DC	4.5	MHz	
T <sub>A</sub>	Operating free-air temperature	Operating free-air temperature Plastic		+85	°C
		Ceramic	-55	+125	°C


#### Note:

Power-up sequence should be the following:

- 1. Connect ground.
- 2. Apply V<sub>DD</sub>.
- 3. Set all inputs to a known state.

Power-down sequence should be the reverse of the above.

Figure 1: Input and Output Equivalent Circuits



## Figure 2: Switching Waveforms





Figure 3: Functional Block Diagram



Note: Each SR (shift register) provides 32 outputs. SR1 supplies outputs 1 to 32 and SR2 supplies outputs 33 to 64.

Figure 4: Function Table

	Inputs				Outputs			
Function	Data In	CLK	LE	BL	DIR	Shift Reg	HV Outputs	Data Out
All O/P High	X	Х	Χ	L	Х	*	ON	*
Data Falls Through	L		Н	Н	X	LL	ON	L
(Latches Tansparent)	Н		Н	Н	Х	НН	OFF	Н
Data Stored in Latches	Х	Х	L	Н	Х	*	Inversion of Stored Data	*
I/O Relation	D <sub>I/O</sub> 1-2A		Н	Н	Н	$Q_n \rightarrow Q_{n+1}$	New ON or OFF	D <sub>I/O</sub> 1-2B
	D <sub>1/0</sub> 1-2A		L	Н	Н	$Q_n \rightarrow Q_{n+1}$	Previous ON or OFF	D <sub>I/O</sub> 1-2B
	D <sub>1/0</sub> 1-2B		L	Н	L	$Q_n \rightarrow Q_{n-1}$	Previous ON or OFF	D <sub>I/O</sub> 1-2A
	D <sub>1/0</sub> 1-2B		Н	Н	L	$Q_n \rightarrow Q_{n-1}$	New ON or OFF	D <sub>1/0</sub> 1-2A

### Notes:

 $<sup>^*</sup>$  = dependent on previous stage's state. See Figure 7 for  $D_{_{IN}}$  and  $D_{_{OUT}}$  pin designation for CW and CCW shift.

 $H = V_{DD} (Logic)/V_{NN} (HV Outputs)$ 


L = V<sub>ss</sub>

## Figure 5: Pin Configurations


### 80-pin Gullwing Package

Pin	Function	Pin	Function
1	HV <sub>OUT</sub> 24	41	$HV_{OUT}64$
2	HV <sub>out</sub> 23	42	HV <sub>out</sub> 63
3	HV <sub>out</sub> 22	43	HV <sub>out</sub> 62
4	HV <sub>OUT</sub> 21	44	HV <sub>out</sub> 61
5	HV <sub>OUT</sub> 20	45	$HV_{OUT}60$
6	HV <sub>out</sub> 19	46	HV <sub>out</sub> 59
7	HV <sub>OUT</sub> 18	47	$HV_{OUT}58$
8	HV <sub>OUT</sub> 17	48	$HV_{OUT}57$
9	HV <sub>OUT</sub> 16	49	$HV_{OUT}56$
10	HV <sub>OUT</sub> 15	50	$HV_{OUT}55$
11	HV <sub>OUT</sub> 14	51	$HV_{OUT}54$
12	HV <sub>OUT</sub> 13	52	$HV_{OUT}53$
13	HV <sub>OUT</sub> 12	53	$HV_{OUT}52$
14	HV <sub>OUT</sub> 11	54	$HV_{OUT}51$
15	HV <sub>OUT</sub> 10	55	$HV_{OUT}50$
16	HV <sub>OUT</sub> 9	56	$HV_{OUT}49$
17	HV <sub>OUT</sub> 8	57	$HV_{OUT}48$
18	$HV_{OUT}7$	58	$HV_{OUT}47$
19	HV <sub>OUT</sub> 6	59	$HV_{OUT}46$
20	HV <sub>OUT</sub> 5	60	$HV_{OUT}45$
21	$HV_{OUT}4$	61	$HV_{OUT}44$
22	HV <sub>OUT</sub> 3	62	$HV_{OUT}43$
23	HV <sub>OUT</sub> 2	63	$HV_{OUT}42$
24	HV <sub>OUT</sub> 1	64	$HV_{OUT}41$
25	$D_{I/O}1A$	65	$HV_{OUT}40$
26	$D_{I/O}2A$	66	$HV_{OUT}39$
27	N/C	67	$HV_{OUT}38$
28	N/C	68	$HV_{OUT}37$
29	LE	69	$HV_{OUT}36$
30	CLK	70	$HV_{OUT}35$
31	BL	71	$HV_{OUT}34$
32	$V_{ss}$	72	$HV_{OUT}33$
33	DIR	73	$HV_{OUT}32$
34	V <sub>DD</sub>	74	$HV_{OUT}31$
35	-IN	75	$HV_{OUT}30$
36	D <sub>I/O</sub> 2B	76	$HV_{OUT}29$
37	D <sub>I/O</sub> 1B	77	$HV_{OUT}28$
38	N/C	78	$HV_{OUT}27$
39	+IN	79	$HV_{OUT}26$
40	$V_{BP}$	80	$HV_{OUT}25$

## Figure 6: Package Outline





## **Figure 7: Shift Register Operation**



- Pin designation for DIR = V<sub>DD</sub>.
   A 0.1μF capacitor is needed between V<sub>DD</sub> and V<sub>BP</sub> (pin 40) for better output current stability and to prevent transient cross-coupling between outputs. See Fig. 8a and 8b.

# Typical Current Programming Circuits





\*Required if R<sub>EXT</sub> > 10K or R<sub>EXT</sub> is replaced by a constant current source.

Since 
$$I_{OUT} = I_{REF} = \frac{|V_{REF}|}{R_{EXT}}$$

Therefore, if I
$$_{\text{OUT}}$$
 = 2mA and V $_{\text{REF}}$  = -5V  $\rightarrow$  R $_{\text{EXT}}$  = 2.5K $\Omega$ .  
If I $_{\text{OUT}}$  = 1mA and R $_{\text{EXT}}$  = 1K $\Omega$   $\rightarrow$  V $_{\text{REF}}$  = -1V.

If  $R_{_{EXT}}$  >10K $\Omega,~$  add series network  $R_{_{D}}$  and  $C_{_{D}}$  to ground for stability as shown.

This control method behaves linearly as long as the operational amplifier is not saturated. However, it requires a negative power source and needs to provide a current  $I_{REF} = I_{OUT}$  for each HV570 chip being controlled.


If  $HV_{OUT} \ge +1V$ , the  $HV_{OUT}$  cascode may no longer operate as a perfect current source, and the output current will diminish. This effect depends on the magnitude of the output current.

Given  $\rm I_{OUT}$  and  $\rm V_{REF}$ , the  $\rm R_{EXT}$  can be calculated by using:

$$R_{\text{EXT}} = \frac{V_{\text{REF}}}{I_{\text{REF}}} = \frac{V_{\text{REF}}}{I_{\text{OUT}}}$$

The intersection of a set of  $I_{OUT}$  and  $V_{REF}$  values can be located in the graph shown below. The value picked for  $R_{EXT}$  must always be in the shaded area for linear operation. This control method has the advantage that  $V_{REF}$  is positive, and draws only leakage current. If  $R_{EXT} > 10$ K, add series network  $R_D$  and  $C_D$  to ground for stability as shown.

Note: Lower reference current  $I_{\text{REF}},$  results in higher distortion,  $\Delta I_{\text{CS}},$  on the output.



01/14/03rev.3