

The i.MX 7ULP family is a highly integrated multi-market applications processor designed to enable ultra-low-power and secure, portable applications.

## TARGET APPLICATIONS

- Smart home controls
- Wearables
- loT edge solutions
- Portable patient monitoring
- Building automation
- Portable scanners and printers

The i.MX 7ULP family is built upon the heterogeneous asymmetric architecture utilizing both the ARM ${ }^{\circledR}$ Cortex ${ }^{\circledR}$-A7 and Cortex-M4 cores, with separate isolated domains. The heterogeneous architecture provides the ultimate flexibility for customers by enabling a single-chip solution that can run sophisticated operating systems and provide real-time responsiveness. The i.MX 7ULP processor is supported by NXP ${ }^{\circledR}$ 's companion power management ICs (PMICs).

## FEATURES

- Arm Cortex-A7—The Arm core enhances the capabilities of portable, connected applications by fulfilling the everincreasing power efficient MIPS needs of operating systems and applications.
- Dual-core, heterogeneous processing architecture-The Cortex-A7 and Cortex-M4 cores enable the device to run a rich operating system like Linux ${ }^{\circledR}$ on the Cortex-A7 core and an RTOS like FreeRTOS on the Cortex-M4 core. In addition, the Cortex-M4 core becomes the system master, allowing for control of the boot process as well as power modes.
- Multilevel memory system-The multilevel memory system of the Cortex-A7 processor is based on the L1 instruction and data caches, L2 cache, and internal and external memory. The processors support many types of external memory devices, including LPDDR2 and LPDDR3, QSPI, and managed NAND, including eMMC rev. 5.0.
- Power efficiency—Power management implemented throughout the IC enables multimedia features and peripherals to consume minimum power in both active and various low-power modes.
- Advanced security-The processors deliver hardwareenabled security features that enable secure e-commerce, digital rights management (DRM), information encryption secure boot, and tamper detection.

- Multimedia-The multimedia performance of each processor is enhanced by a multilevel cache system, NEON ${ }^{\text {TM }}$ MPE (media processor engine) coprocessor and a programmable smart DMA (SDMA) controller. Each processor provides an integrated graphics processing unit that supports an OpenGL ES 2.0 and OpenVG 1.1 3D and a 2D graphics accelerator.
- Display interface-Each processor provides a 2-lane MIPI DSI interface.
- Interface flexibility—Each processor supports connections to a variety of interfaces: high-speed USB on-the-go with PHY, high-speed inter-chip USB, multiple expansion card ports (highspeed MMC/SDIO host and other), two single-ended-input 12-bit ADC/DACs, $I^{2} S$ audio interface, and a variety of other popular interfaces (such as UART, I ${ }^{2} \mathrm{C}$ ).


## SOFTWARE AND TOOLS

The i.MX 7ULP processor is supported by an evaluation kit (EVK) and comes with an SD card pre-installed with the Linux operating system. Also offered are the Android ${ }^{\text {TM }}$ OS, as well as FreeRTOS for the Cortex-M4 core.
i.MX 7ULP APPLICATIONS PROCESSOR BLOCK DIAGRAM


## i.MX 7ULP ECOSYSTEM

Leveraging the broad Arm community, the i.MX 7ULP builds technology alliances to enable better customer solutions and faster time-to-market. Partner solutions include:

- Tool chains
- Software
- Codecs
- Middleware/applications
- Embedded board solutions
- Design services
- System integrators
- Training

Join fellow i.MX developers online at www.imxcommunity.org

## i.MX 7ULP DEVICE HIGHLIGHTS

## i.MX 7ULP <br> - Single Arm Cortex-A7 core <br> - Cortex-M4 core <br> - 256 KB L2 cache <br> - Total of 512 KB of on-chip RAM <br> - 16-/32-bit LPDDR2/3 <br> - Full security w/ tamper resist <br> - Separate system power domains with IPC


www.nxp.com/iMX7ULP

