# SONY

# ICX074AK

## 1/2-inch Progressive Scan CCD Image Sensor with Square Pixel for Color Video Cameras

## **Description**

The ICX074AK is a 1/2-inch optical interline CCD solid-state image sensor with a square pixel array which supports VGA format. Progressive scan allows all pixels signals to be output independently within approximately 1/60 second. This chip features an electronic shutter with variable charge-storage time which makes it possible to realize full-frame still image without a mechanical shutter. High resolution and high color reproductivity are achieved through the use of R, G, B primary color mosaic filters.

Further, high sensitivity and low dark current are achieved through the adoption of HAD (Hole-Accumulation Diode) sensors.

This chip is suitable for image input and processing applications.

#### **Features**

- Progressive scan allows individual readout of the image signals from all pixels.
- High vertical resolusion (480TV-lines) still picture without a mechanical shutter.
- · Square pixel unit cell
- VGA format-compatible
- R, G, B primary color mosaic filters on chip
- High resolution, high color reproductivity, high sensitivity, low dark current
- Continuous variable-speed shutter
- Low smear
- Excellent antiblooming characteristics
- Reset gate: 5V drive (bias: no adjustment)

#### **Device Structure**

• Optical size: 1/2-inch format

• Number of effective pixels:  $659 \text{ (H)} \times 494 \text{ (V)}$  approx. 330K pixels • Total number of pixels:  $692 \text{ (H)} \times 504 \text{ (V)}$  approx. 350K pixels

• Interline CCD image sensor

• Chip size: 8.10mm (H)  $\times$  6.33mm (V) • Unit cell size: 9.9 $\mu$ m (H)  $\times$  9.9 $\mu$ m (V)


Optical black: Horizontal (H) direction: Front 2 pixels, rear 31 pixels


Vertical (V) direction: Front 8 pixels, rear 2 pixels

Number of dummy bits: Horizontal 16

Vertical 5

• Substrate material: Silicon






Optical black position (Top View)

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

# **Block Diagram and Pin Configuration**

(Top View)



## **Pin Description**

| Pin<br>No. | Symbol           | Description                                      | Pin<br>No. | Symbol                    | Description                                  |
|------------|------------------|--|------------|---------------------------|--|
| 1          | HIGφ1            | Test pin *2                                      | 12         | VDD                       | Supply voltage                               |
| 2          | HIS              | Test pin *2                                      | 13         | RG                        | Reset gate clock                             |
| 3          | Vфз              | Vertical register transfer clock                 | 14         | VL                        | Protective transistor bias                   |
| 4          | Vф2              | Vertical register transfer clock                 | 15         | SUB                       | Substrate (overflow drain)                   |
| 5          | Vф1              | Vertical register transfer clock                 | 16         | Нф1                       | Horizontal register transfer clock           |
| 6          | VHOLDφ           | Vertical register final stage accumulation clock | 17         | Нф2                       | Horizontal register transfer clock           |
| 7          | GND              | GND  | 18         | HHG <sub>\$1</sub>        | Inter-horizontal register transfer clock     |
| 8          | C <sub>GG1</sub> | Output amplifier 1 gate *1 decoupling capacitor  | 19         | HHG <sub>\$\psi_2\$</sub> | Inter-horizontal register transfer clock     |
| 9          | Vout1            | Signal output 1                                  | 20         | HIG <sub>2</sub>          | Test pin *2                                  |
| 10         | CGG2             | Output amplifier 2 gate *1 decoupling capacitor  | 21         | POGφ                      | Test pin *2                                  |
| 11         | Vout2            | Signal output 2                                  | 22         | VOGφ                      | Vertical register final stage transfer clock |

 $<sup>^{*1}</sup>$  DC bias is applied within the CCD, so that this pin should be grounded externally through a capacitance of 1 $\mu$ F or more.

<sup>\*2</sup> Regarding the test pins: apply the same voltage as the supply voltage to HIS, and ground HIG $\phi_1$ , HIG2, and POG $\phi$ .

# **Absolute Maximum Ratings**

|                              | Item                                     | Ratings       | Unit | Remarks |
|------------------------------|--|---------------|------|---------|
| Substrate voltage SUB – GN   | ID                                       | -0.3 to +55   | V    |         |
| Cumply voltage               | VDD, VOUT1, VOUT2, HIS, CGG1, CGG2 – GND | -0.3 to +18   | V    |         |
| Supply voltage               | VDD, VOUT1, VOUT2, HIS, CGG1, CGG2 – SUB | -55 to +10    | V    |         |
| Clock input voltage          | Vφ1, Vφ2, Vφ3, VHOLDφ, VOGφ – GND        | -15 to +20    | V    |         |
| Clock input voltage          | Vφ1, Vφ2, Vφ3, VHOLDφ, VOGφ – SUB        | to +10        | V    |         |
| Voltage difference between   | vertical clock input pins                | to +15        | V    | *1      |
| Voltage difference between   | to +17                                   | V             |      |         |
| Hφ1, Hφ2 – VOGφ              |  | -17 to +17    | V    |         |
| Hφ1, Hφ2 – GND               |  | -10 to +15    | V    |         |
| Hφ1, Hφ2 – SUB               |  | -55 to +10    | V    |         |
| VL – SUB                     |  | -65 to +0.3   | V    |         |
| Vφ2, Vφ3, Vdd, Vout1, Vout2, | HIS, HIGφ1, HIG2, POGφ – VL              | -0.3 to +27.5 | V    |         |
| RG – GND                     |  | -0.3 to +22.5 | V    |         |
| Vφ1, CgG1, CgG2, Hφ1, Hφ2, F | -0.3 to +17.5                            | V             |      |         |
| Storage temperature          | -30 to +80                               | °C            |      |         |
| Operating temperature        |  | -10 to +60    | °C   |         |

<sup>\*1 +27</sup>V (Max.) when clock width < 10μs, clock duty factor < 0.1%.

#### **Bias Conditions**

| Item                                   | Symbol | Min.                    | Тур.              | Max.                    | Unit | Remarks |
|--|--------|-------------------------|-------------------|-------------------------|------|---------|
| Supply voltage                         | Vdd    | 14.55                   | 15.0              | 15.45                   | V    |         |
| Substrate voltage adjustment range     | VsuB   | 9.0                     |                   | 18.5                    | V    | *1      |
| Substrate voltage adjustment precision |        | Indicated voltage – 0.1 | Indicated voltage | Indicated voltage + 0.1 | V    |         |
| Protective transistor bias             | VL     |                         |                   |                         |      |         |

#### **DC Characteristics**

| Item           | Symbol | Min. | Тур. | Max. | Unit | Remarks |
|----------------|--------|------|------|------|------|---------|
| Supply current | IDD    |      | 10   |      | mA   |         |
| Input current  | lin1   |      |      | 1    | μΑ   | *3      |
| Input current  | lın2   |      |      | 10   | μΑ   | *4      |

<sup>\*1</sup> Indications of substrate voltage (Vsub) setting value

The setting value of the substrate voltage is indicated on the back of image sensor by a special code. Adjust the substrate voltage (Vsub) to the indicated voltage.

| Vsub code — two characters indication |            |            |
|---------------------------------------|------------|------------|
|                                       | $\uparrow$ | $\uparrow$ |

Integer portion Decimal portion

The integer portion of the code and the actual value correspond to each other as follows.

| Integer portion of code | 9 | Α  | С  | d  | Е  | f  | G  | h  | J  | K  |
|-------------------------|---|----|----|----|----|----|----|----|----|----|
| Value                   | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 |

<Example> "A5"  $\rightarrow$  VsuB = 10.5V.

- \*3 (1) Current to each pin when 18V is applied to VDD, VOUT1, VOUT2, HIS, RG, CGG1, CGG2, GND and SUB pins, while all pins that are not tested are grounded.
  - (2) Current to each pin when 20V is applied sequentially to  $V\phi_1$ ,  $V\phi_2$  and  $V\phi_3$  pins, while all pins that are not tested are grounded. However, 20V is applied to SUB pin.
  - (3) Current to each pin when 15V is applied sequentially to RG,  $H\phi_1$  and  $H\phi_2$  pins, while all pins that are not tested are grounded. However, 15V is applied to SUB pin.
  - (4) Current to V<sub>L</sub> pin when 25V is applied to Vφ<sub>2</sub>, Vφ<sub>3</sub>, POGφ, HIGφ<sub>1</sub>, HIG<sub>2</sub>, V<sub>DD</sub>, V<sub>OUT1</sub> and V<sub>OUT2</sub> pins or when, 15V is applied to Vφ<sub>1</sub>, VHOLDφ, VOGφ, C<sub>GG1</sub>, C<sub>GG2</sub>, Hφ<sub>1</sub>, Hφ<sub>2</sub>, HHGφ<sub>1</sub> and HHGφ<sub>2</sub> pins, while V<sub>L</sub> pin is grounded. However, GND and SUB pins are left open.
  - (5) Current to GND pin when 20V is applied to the RG pin and the GND pin is grounded.
- \*4 Current to SUB pin when 55V is applied to SUB pin, while pins that are not tested are grounded.


<sup>\*2</sup> V<sub>L</sub> setting is the V<sub>VL</sub> voltage of the vertical transfer clock waveform, or the same power supply as the V<sub>L</sub> power supply for the V driver should be used.

# **Clock Voltage Conditions**

| Item   | Symbol           | Min.                    | Тур.                    | Max.                    | Unit | Waveform<br>diagram | Remarks                                       |
|--|------------------|-------------------------|-------------------------|-------------------------|------|---------------------|---|
| Readout clock voltage                            | Vvт              | 14.55                   | 15.0                    | 15.45                   | V    | 1                   |   |
|  | VvH02            | -0.05                   | 0                       | 0.05                    | V    | 2                   | Vvh = Vvh02                                   |
|  | Vvh1, Vvh2, Vvh3 | -0.2                    | 0                       | 0.05                    | V    | 2                   |   |
|  | VVL1, VVL2, VVL3 | -8.0                    | -7.5                    | -7.0                    | V    | 2                   | VvL = (VvL01 + VvL03)/2                       |
|  | Vφv              | 6.8                     | 7.5                     | 8.05                    | V    | 2                   | $V\phi V = VVHN - VVLN (n = 1 \text{ to } 3)$ |
| Vertical transfer clock voltage                  | I VVL1 – VVL3 I  |                         |                         | 0.1                     | V    | 2                   |   |
|  | Vvнн             |                         |                         | 0.5                     | V    | 2                   | High-level coupling                           |
|  | VvhL             |                         |                         | 0.5                     | V    | 2                   | High-level coupling                           |
|  | Vvlh             |                         |                         | 0.5                     | V    | 2                   | Low-level coupling                            |
|  | Vvll             |                         |                         | 0.5                     | V    | 2                   | Low-level coupling                            |
| Horizontal transfer                              | Vфн              | 4.75                    | 5.0                     | 5.75                    | V    | 3                   |   |
| clock voltage                                    | VHL              | -0.05                   | 0                       | 0.05                    | V    | 3                   |   |
| _  | Vørg             | 4.5                     | 5.0                     | 5.5                     | V    | 4                   | Input through 0.01µF capacitance              |
| Reset gate clock voltage                         | Vrglh – Vrgll    |                         |                         | 0.8                     | V    | 4                   | Low-level coupling                            |
| voltage  | Vrgh             | V <sub>DD</sub><br>+0.4 | V <sub>DD</sub><br>+0.6 | V <sub>DD</sub><br>+0.8 | V    | 4                   |   |
| Substrate clock voltage                          | Vфsuв            | 21.5                    | 22.5                    | 23.5                    | V    | 5                   |   |
| Vertical final stage accumulation clock voltage  | Vvholdh, Vvogh   | -0.05                   | 0                       | 0.05                    | V    | 6                   |   |
| transfer clock voltage                           | Vvholdl, Vvogl   | -8.0                    | -7.5                    | -7.0                    | V    | 6                   |   |
|  | Vннg1н, Vннg2н   | 4.75                    | 5.0                     | 5.25                    | V    | 7                   |   |
| Inter-horizontal register transfer clock voltage | VHHG1L, VHHG2L   | -8.0                    | -7.5                    | -7.0                    | V    | 7                   |   |
|  | VHHG1M, VHHG2M   | -0.05                   | 0                       | 0.05                    | V    | 7                   |   |

# **Clock Equivalent Circuit Constant**

| Item  | Symbol       | Min. | Тур. | Max. | Unit | Remarks |
|---|--------------|------|------|------|------|---------|
|   | Сф∨1         |      | 3300 |      | pF   |         |
| Capacitance between vertical transfer clock and GND                 | СфV2         |      | 4700 |      | pF   |         |
| GIOCK AND SIND  | Сф∨з         |      | 4700 |      | pF   |         |
|   | СфV12        |      | 1000 |      | pF   |         |
| Capacitance between vertical transfer clocks                        | Сф∨23        |      | 22   |      | pF   |         |
| oleone -  | Сф∨31        |      | 100  |      | pF   |         |
| Capacitance between vertical final stage accumulation clock and GND | Сфунось      |      | 19   |      | pF   |         |
| Capacitance between vertical final stage transfer clock and GND     | Сфуод        |      | 12   |      | pF   |         |
| Capacitance between inter-horizontal                                | Сфннс1       |      | 23   |      | pF   |         |
| register transfer clock and GND                                     | Сфннg2       |      | 19   |      | pF   |         |
| Capacitance between horizontal transfer                             | Сфн1         |      | 60   |      | pF   |         |
| clock and GND   | Сфн2         |      | 69   |      | pF   |         |
| Capacitance between horizontal transfer clocks                      | Сфнн         |      | 40   |      | pF   |         |
| Capacitance between reset gate clock and GND                        | Сфяс         |      | 9    |      | pF   |         |
| Capacitance between substrate clock and GND                         | Сфѕив        |      | 400  |      | pF   |         |
| Vertical transfer clock series resistor                             | R1, R2, R3   |      | 10   |      | Ω    |         |
| Vertical transfer clock ground resistor                             | RGND         |      | 15   |      | Ω    |         |
| Horizontal transfer clock series resistor                           | <b>R</b> фн1 |      | 24   |      | Ω    |         |
| 1 IOTIZOTIKAI LIAITSTEL CIOCK SETTES LESISTOL                       | <b>R</b> фн2 |      | 30   |      | Ω    |         |




Vertical transfer clock equivalent circuit


Horizontal transfer clock equivalent circuit


## **Drive Clock Waveform Conditions**


# (1) Readout clock waveform




# (2) Vertical transfer clock waveform








# (3) Horizontal transfer clock waveform



## (4) Reset gate clock waveform




VRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG. In addition, VRGL is the average value of VRGLH and VRGLL.

$$V_{RGL} = (V_{RGLH} + V_{RGLL})/2$$


Assuming VRGH is the minimum value during the interval twh, then:

$$V\phi RG = VRGH - VRGL$$


# (5) Substrate clock waveform



# (6) Vertical final stage accumulation clock waveform · Vertical final stage transfer clock waveform



# (7) Inter-horizontal register transfer clock waveform



# **Clock Switching Characteristics**

|                           | Item                                  | Symbol                    |      | twh  |      |      | twl  |      |      | tr   |      | tf,  | tf1, t | f2   | Unit  | Remarks             |
|---------------------------|---------------------------------------|---------------------------|------|------|------|------|------|------|------|------|------|------|--------|------|-------|---------------------|
|                           | пеш                                   | Symbol                    | Min. | Тур. | Мах. | Min. | Тур. | Мах. | Min. | Тур. | Мах. | Min. | Тур.   | Мах. | Offic | Remarks             |
| Re                        | eadout clock                          | VT                        | 2.3  | 2.5  |      |      |      |      |      | 0.5  |      |      | 0.5    |      | μs    | During readout      |
| 1                         | ertical transfer<br>ock               | Vφ1,<br>Vφ2, Vφ3          |      |      |      |      |      |      |      |      |      | 15   |        | 350  | ns    | *1                  |
| clock                     | During imaging                        | Нф1                       | 24   | 29   |      | 26   | 31   |      |      | 10   | 17.5 |      | 10     | 17.5 |       | *2                  |
| Horizontal transfer clock | During imaging                        | Нф2                       | 26   | 31   |      | 24   | 29   |      |      | 10   | 15   |      | 10     | 15   | ns    |                     |
| ontal tr                  | During parallel-<br>serial conversion | Нф1                       |      |      |      |      |      |      |      | 0.01 |      |      | 0.01   |      | μs    |                     |
| Horizo                    |                                       | Нф2                       |      |      |      |      |      |      |      | 0.01 |      |      | 0.01   |      |       |                     |
| Re                        | eset gate clock                       | фRG                       | 11   | 13   |      |      | 64   |      |      | 2    |      |      | 2      |      | ns    |                     |
| Sı                        | ubstrate clock                        | фѕив                      | 1.6  | 1.9  |      |      |      |      |      |      | 0.5  |      |        | 0.5  | μs    | During drain charge |
|                           | ertical final stage                   | VHOLDφ                    |      |      |      |      |      |      |      | 20   |      |      | 20     |      | ns    |                     |
|                           | ccumulation/<br>ansfer clock          | VOGφ                      |      |      |      |      |      |      |      | 20   |      |      | 20     |      | ns    |                     |
|                           | ter-horizontal                        | HHGφ1                     |      |      |      |      |      |      |      | 20   |      |      | 20     |      | ns    |                     |
|                           | gister transfer<br>ock                | HHG <sub>\$\psi_2\$</sub> |      |      |      |      |      |      |      | 20   |      |      | 20     |      | ns    |                     |

 $<sup>^{*1}</sup>$  When vertical transfer clock driver CXD1268M is used.

<sup>\*2</sup> tf  $\geq$  tr - 2ns, and the cross-point voltage (VcR) for the H $\phi$ 1 rising side of the H $\phi$ 1 and H $\phi$ 2 waveforms must be at least 2.5V.

| Item                      | Symbol                   |      | two  |      | Unit  | Remarks |  |
|---------------------------|--------------------------|------|------|------|-------|---------|--|
| item                      | Symbol                   | Min. | Тур. | Мах. | Offic |         |  |
| Horizontal transfer clock | <b>Н</b> ф1, <b>Н</b> ф2 | 24   | 29   |      | ns    | *3      |  |

<sup>\*3</sup> The overlap period for twh and twl of horizontal transfer clocks  $H\phi_1$  and  $H\phi_2$  is two.


## **Image Sensor Characteristics**

 $(Ta = 25^{\circ}C)$ 


| Item                     |               | Symbol | Min. | Тур.  | Max.  | Unit | Measurement method | Remarks   |
|--------------------------|---------------|--------|------|-------|-------|------|--------------------|-----------|
| G sensitivity            | G sensitivity |        | 200  | 300   |       | mV   | 1                  |           |
| Sensitivity comparison   | R             | Rr     | 0.3  | 0.45  | 0.6   |      | 1                  |           |
| Sensitivity companson    | В             | Rb     | 0.4  | 0.55  | 0.7   |      | 1                  |           |
| Saturation signal        |               | Vsat   | 500  |       |       | mV   | 2                  | Ta = 60°C |
| Smear                    |               | Sm     |      | 0.002 | 0.007 | %    | 3                  |           |
| Video signal shading     |               | SHg    |      |       | 25    | %    | 4                  | Zone 0    |
| Uniformity between video | )             | ∆Srg   |      |       | 8     | %    | 5                  |           |
| signal channels          |               | ∆Sbg   |      |       | 8     | %    | 5                  |           |
| Dark signal              |               | Vdt    |      |       | 2     | mV   | 6                  | Ta = 60°C |
| Dark signal shading      |               | ΔVdt   |      |       | 1     | mV   | 7                  | Ta = 60°C |
| Lag                      |               | Lag    |      |       | 0.5   | %    | 8                  |           |

**Note)** All the characteristic data of this image sensor was yielded when the sensor was operated in the 1/60s interlaced mode.

## **Zone Definition of Video Signal Shading**



# **Measurement System**



Note) Adjust the amplifier gain so that the gain between [\*A] and [\*C], and between [\*B] and [\*D] equals 1.

#### Composition of color coding and output signal


The color filters of this image sensor are arranged in the layout shown in the figure below.

| Gb | В  | Gb | В  |
|----|----|----|----|
| R  | Gr | R  | Gr |
| Gb | В  | Gb | В  |
| R  | Gr | R  | Gr |

Gr and Gb denote the G signals on the same line as the R signal and the B signal, respectively.

#### Readout modes

The output methods for the two readout modes indicated below are now described.



#### 1. 1/60s interlaced

In this mode, the signals are output in a 1/60s period using the two output pins (Vout1, Vout2).

The signals from two adjacent horizontal lines are simultaneously output from the respective output pins.

The lines output from the output pins are changed over with each field. The Vout1 signal after it has passed through the CDS and other external circuits or the signal produced by adding the Vout1 and Vout2 signals accommodate interlaced scanning. In the Odd field, R signal and Gr signal are output from Vout1 pin and Gb signal are output from Vout2 pin. In the Even field, Gb signal and B signal are output from Vout1 pin and R signal and Gr signal are output from Vout2 pin.

#### 2. 1/30s non-interlaced

In this mode, the signals are output in a 1/30s period using only one output pin (VouT1).

Unlike the 1/60s interlaced mode described above, the external circuit can be simplified. The imaging characteristics also differ from those of the other modes. R signal and Gr signal lines and Gb signal and B signal lines are output sequentially from Vout1 pin only.

#### **Image Sensor Characteristics Measurement Method**

#### Measurement conditions

1) In the following measurements, the substrate voltage is set to the value indicated on the device, and the device drive conditions are at the typical values of the bias and clock voltage conditions.

- 2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output, which is taken as the value of the Gr/Gb signal output or R/B signal output of signal output 1 in the measurement system.
- 3) In the following measurements, this image sensor is operated in 1/60s interlaced mode.

#### O Definition of standard imaging conditions

#### 1) Standard imaging condition I:

Use a pattern box (luminance 706cd/m², color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.00mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

#### 2) Standard imaging condition II:

Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.00mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

#### 1. G sensitivity, sensitivity comparison

Set to standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of 1/100s, measure the signal outputs (V<sub>Gr</sub>, V<sub>Gb</sub>, V<sub>R</sub> and V<sub>B</sub>) at the center of each Gr, Gb, R and B channel screens, and substitute the values into the following formula.

$$VG = (VGr + VGb)/2$$

$$Sg = VG \times \frac{100}{60} \text{ [mV]}$$

$$Rr = VR/VG$$

$$Rb = VB/VG$$

## 2. Saturation signal

Set to standard imaging condition II. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr signal output, 150mV, measure the minimum values of the Gr, Gb, R and B signal outputs.

#### 3. Smear

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, first adjust the average value of the Gr signal output to 150mV. Measure the average values of the Gr signal output, Gb signal output, R signal output and B signal output (Gra, Gba, Ra and Ba), and then adjust the luminous intensity to 500 times the intensity with average value of the Gr signal output, 150mV. After the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value (Sm1 [mV]) of signal output 1 and the maximum value (Sm2 [mV]) of signal output 2, and substitute the values into the following formula.

$$Sm = \frac{Sm1 + Sm2}{2} \div \frac{Gra + Gba + Ra + Ba}{4} \times \frac{1}{500} \times \frac{1}{10} \times 100 \text{ [\%] (1/10V method conversion value)}$$

#### 4. Video signal shading

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the Gr signal output is 150mV. Then measure the maximum (Grmax [mV]) and minimum (Grmin [mV]) values of the Gr signal output and substitute the values into the following formula.

$$SHg = (Grmax - Grmin)/150 \times 100 [\%]$$

## 5. Uniformity between video signal channels

After measuring 4, measure the maximum (Rmax [mV]) and minimum (Rmin [mV]) values of R signal, and the maximum (Bmax [mV]) and minimum (Bmin [mV]) values of B signal. Substitute the values into the following formula.

$$\Delta Srg = (Rmax - Rmin)/150 \times 100 [\%]$$
  
$$\Delta Sbg = (Bmax - Bmin)/150 \times 100 [\%]$$

#### 6. Dark signal

Measure the average value of the signal output 1 (Vdt [mV]) with the device ambient temperature 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

## 7. Dark signal shading


After measuring 6, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output 1 and substitute the values into the following formula.


$$\Delta Vdt = Vdmax - Vdmin [mV]$$

## 8. Lag

Adjust the Gr signal output value generated by strobe light to 150mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal (Vlag). Substitute the value into the following formula.


$$Lag = (Vlag/150) \times 100 [\%]$$






# **Spectral Sensitivity Characteristics**


(Includes lens characteristics, excludes light source characteristics)




# **Sensor Readout Clock Timing Chart**

# 1/60s interlaced mode







#### **Notes on Handling**

## 1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non-chargeable gloves, clothes or material.
   Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensor.
- e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

## 2) Soldering


- a) Make sure the package temperature does not exceed 80°C.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a ground 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero cross On/Off type and connect it to ground.

## 3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them.

- a) Operate in clean environments (around class 1000 is appropriate).
- b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
- c) Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass.
- d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.
- 4) Do not expose to strong light (sun rays) for long periods, color filters will be discolored. For continuous using under cruel condition exceeding the normal using condition, consult our company.
- 5) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- 6) CCD image sensors are precise optical equipment that should not be subject to too much mechanical shocks.

22pin DIP (600mil)



The two points "B" of the package are the horizontal reference. The point "B" of the package is the vertical reference.

The bottom "C" of the package is the height reference. რ

The center of the effective image area, relative to "**B**" and "**B**" is (H, V) = (9.0, 7.55)  $\pm$  0.15mm. 4.

The rotation angle of the effective image area relative to H and V is  $\pm$  1°. 5

£.0 ± 0.4

0.46

(For the 1st. pin only) 1.27

69.0

(2)

0.3

72. r

0.3

The height from the bottom "C" to the effective image area is 1.41  $\pm$  0.15mm.

The tilt of the effective image area relative to the bottom "C" is less than 60µm.

The thickness of the cover glass is 0.75mm, and the refractive index is 1.5. ω.

The notches on the bottom must not be used for reference of fixing. <sub>ග්</sub>

| Cer-DIP          | TIN PLATING    | 42 ALLOY      | 2.6g           |
|------------------|----------------|---------------|----------------|
| PACKAGE MATERIAL | LEAD TREATMENT | LEAD MATERIAL | PACKAGE WEIGHT |