

# IMS1223 **CMOS** High Performance 1K x 4 Static RAM

### **FEATURES**


- · INMOS' Very High Speed CMOS
- · Advanced Process 1.6 Micron Design Rules
- 1K x 4 Bit Organization
- · 25, 35, and 45 nsec Access Times
- · 25, 35, and 45nsec Chip Enable Access Times
- · Fully TTL Compatible
- · Common Data Input and Output
- · Three-state Output
- 18 Pin. 300-mil DIP
- · Single +5V ± 10% Operation
- · Power Down Function

#### DESCRIPTION

The INMOS IMS1223 is a high performance 1Kx4 CMOS static RAM. The IMS1223 allows speed enhancements to existing 1Kx4 applications with the additional benefit of reduced power consumption.

The IMS1223 features fully static operation requiring no external clocks or timing strobes, and equal address access and cycle times. Additionally, the IMS1223 provides a Chip Enable (/E) function that can be used to place the device into a low-power standby mode.

The IMS1223M is a MIL-STD-883 version intended for military applications.



DIP

**PIN NAMES** 

104

AO VQ,

A2

A4

A5


A6

A7

A9 1/0

A3 VO,





(One Second Duration)

### **ABSOLUTE MAXIMUM RATINGS**

\*Stresses greater than those listed under. Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V	
V <sub>SS</sub>	Supply Voltage	0	0	-0	V	
V <sub>IH</sub>	Input Logic 1" Voltage	2.0		V <sub>cc</sub> +.5	V	All inputs
V <sub>IL</sub>	Input Logic "0" Voltage	-1.0°		0.8	V	All inputs
T <sub>A</sub>	Ambient Operating Temperature	0		70	°C	400 linear ft/min air flow

VIL Min = -3.0V for pulse width <20ns, note b.

### DC ELECTRICAL CHARACTERISTICS (0°C $\leq$ T<sub>A</sub> $\leq$ 70°C) (V<sub>CC</sub> = 5.0V $\pm$ 10%) <sup>a</sup>

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
len	Average V <sub>CC</sub> Power Supply Current		100	mA	$t_{AVAV} = t_{AVAV}$ (min)
I <sub>CC2</sub>	V <sub>CC</sub> Power Supply Current (Standby, Stable TTL Input Levels)		15	mA	$\begin{split} \overline{E} & \geq V_{iH} \\ \text{All other inputs } V_{iN} \\ & \leq V_{iL} \text{ or } \geq V_{iH} \end{split}$
I <sub>CC3</sub>	V <sub>CC</sub> Power Supply Current (Standby, Stable CMOS Input Levels)		6	mA	$\begin{split} E &\geq (V_{CC} - 0.2V) \\ \text{All other inputs at } V_{IN} \\ &\leq 0.2V \text{ or } \geq \\ (V_{CC} - 0.2V) \end{split}$
I <sub>CC4</sub>	V <sub>CC</sub> Power Supply Current (Standby, Cycling CMOS Input Levels)		8	mA	$E \ge (V_{CC} - 0.2V)$ Inputs cycling at $V_{IN}$ $\le 0.2V$ or $\ge (V_{CC} - 0.2V)$
I <sub>ILK</sub>	Input Leakage Current (Any Input)		±1	μА	$V_{CC} = max$ $V_{IN} = V_{SS}$ to $V_{CC}$
I <sub>OLK</sub>	Off State Output Leakage Current		±5	μА	$V_{CC} = max$ $V_{IN} = V_{SS}$ to $V_{CC}$
V <sub>OH</sub>	Output Logic "1" Voltage	2.4		V	$I_{OUT} = -4mA$
V <sub>OL</sub>	Output Logic "0" Voltage		04	V	I <sub>OUT</sub> = 8mA

Note a TCC is dependent on output loading and cycle rate, the specified values are obtained with the output unloaded

### **AC TEST CONDITIONS**

Input Pulse Levels Input Rise and Fall Times	V <sub>SS</sub> to 3V 5ns
Input and Output Timing Reference Levels	1 5V See Figure 1

### CAPACITANCE (TA = 25°C, f = 1.0 MHz)b

SYMBO	)L	PARAMETER	MAX	UNITS	CONDITIONS
CW		Input Capacitance	4	pF	∆V = 0 10 3V
C <sub>OUT</sub>		Output Capacitance	4	pF	△V = 0 10 3V

Note b. This parameter is sampled and not 100% tested



## RECOMMENDED AC OPERATING CONDITIONS (0°C $\_$ T<sub>A</sub> $\_$ 70°C) (V<sub>CC</sub> = 5.0V = 10%) READ CYCLE9

NO.		BOL	PARAMETER	122	3-25	122	3-35	122	3-45	UNITS	NOTES
140.	Standard	Alternate	TANAMETER	MIN	MAX		MAX	MIN	MAX	OMITS	NOTES
1	t <sub>ELOV</sub>	Tacil	Chip Enable Access Time		25		35		45	ns	
2	buse	t <sub>RC</sub>	Read Cycle Time	25		35		45		ns	С
3	t <sub>AVQV</sub>	t <sub>AA</sub>	Address Access Time	25 35			45	ns	d		
4	† <sub>AXQX</sub>	t <sub>OH</sub>	Output Hold After Address Change			0		0		ns	
5	teLOX	t <sub>LZ</sub>	Chip Enable to Output Active	5		5		5		ns	1
6	t <sub>EHOZ</sub>	t <sub>HZ</sub>	Chip Disable to Output Inactive		15		20		20	ns	f, j
7	telicch	t <sub>PU</sub>	Chip Enable to Power Up	0		0		0		ns	J
8	t <sub>EHICCL</sub>	t <sub>PD</sub>	Chip Enable to Power Down		20		20		20	ns	j
		tr	Input Rise and Fall Times		50		50		50	ns	e, j

Note c: For READ CYCLE 1 & 2, W is high for entire cycle.

Note d: Device is continuously selected; E low.


Note e: Measured between VII max and VIH min.

Note 1: Measured ±200mV from steady state output voltage. Load capacitance is 5pF

Note g: E and W must transition between VIH to VIL or VIL to VIH in a monotonic lashion

Note j: Parameter guaranteed but not tested

### READ CYCLE 1°. d



### **DEVICE OPERATION**

The IMS1223 has two control inputs. Chip Enable ( $\overline{E}$ ) and Write Enable ( $\overline{W}$ ), ten address inputs ( $A_0$ - $A_9$ ), and four data I/O lines. The  $\overline{E}$  input controls device selection as well as active and standby modes. With  $\overline{E}$  low, the device is selected and the ten address inputs are decoded to select one 4 bit word out of 1024. Read and Write operations on the memory cell are controlled by  $\overline{W}$  input. With  $\overline{E}$  high, the device is deselected, the outputs are disabled, and the power consumption is reduced to less than one-third of the active mode power with TTL levels and even lower with CMOS levels.

### **READ CYCLE**

A read cycle is defined as  $\overline{W} \ge V_{IH}$  min with  $\overline{E} \le V_{IL}$  max Read access time is measured from either  $\overline{E}$  going low or from valid address

The READ CYCLE 1 waveform shows a read access that is initiated by a change in the address inputs while  $\overline{E}$  is low. The output remains active throughout READ CYCLE 1 and is valid at the specified address access time. The address inputs may change at access time and as long as  $\overline{E}$  remains low, the cycle time is equal to the address access time.

## **RECOMMENDED AC OPERATING CONDITIONS** ( $0^{\circ}C \le T_{A} \le 70^{\circ}C$ ) ( $V_{CC} = 5 \text{ OV} \pm 10\%$ ) **IMPLIE CYCLE 1:** W CONTROLLED<sup>9 h</sup>

NO.		BOL	PARAMETER	1223-25 MIN MAX M			1223-35   MIN MAX		3-45 MAX	UNITS	NOTES
9	t <sub>AVAV</sub>	t <sub>wc</sub>	Write Cycle Time	25		35		45		ns	
10	t <sub>wuwh</sub>	t <sub>wP</sub>	Write Pulse Width	20		25		35		ns	
11	telwh	t <sub>CW</sub>	Chip Enable to End of Write	20		25		30		ns	
12	t <sub>DVWH</sub>	t <sub>DW</sub>	Data Set-up to End of Write	10		15		15		ns	
13	t <sub>whDx</sub>	toH	Data Hold After End of Write	0		0		0		ns	
14	t <sub>AVWH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	20		25		35		ns	
15	t <sub>AVWL</sub>	t <sub>AS</sub>	Address Set-up to Beginning of Write	0		0		0		ns	
16	twhax	t <sub>wn</sub>	Address Hold After End of Write	0		0		0		ns	
17	t <sub>wLOZ</sub> .	t <sub>wz</sub>	Write Enable to Output Disable		15		20		20	ns	f, j
18	twhox	tow	Output Active After End of Write	5		5		5		ns	I

Note f: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.


Note g: E and W must transition between VIH to VIL or VIL to VIH in a monotonic tashion.

Note h: E or W must be ≥ VIH during address transitions

Note i: If W is low when E goes low, the outputs remain in the high impedance state

Note j: Parameter guaranteed but not tested

### **WRITE CYCLE 1**



The READ CYCLE 2 waveform shows a read access that is initiated by  $\bar{E}$  going low. As long as address is stable when  $\bar{E}$  goes low, valid data is at the output at the specified Chip Enable Access time. If address is not valid when  $\bar{E}$  goes low, the timing is as specified in READ CYCLE 1. Chip Enable access time is not affected by the duration of the deselect interval

#### **WRITE CYCLE**

The write cycle of the IMS1223 is initiated by the latter of  $\overline{E}$  or  $\overline{W}$  to transition from a high to a low. In the case of  $\overline{W}$  falling last, the output buffer will be turned on  $t_{\text{ELOX}}$  after the falling edge of  $\overline{E}$  (just as in a read cycle).

The output buffer is then turned off within  $t_{WLOZ}$  of the falling edge of  $\overline{\mathbb{W}}$ . During this interval, it is possible to have bus contention between devices with common I/O configurations. Contention can be avoided in a carefully designed system. During a write cycle, data on the input is written into the selected cells and the output is floating

WRITE CYCLE 1 waveform shows a write cycle terminated by W going high. Data set-up and hold times are referenced to the rising edge of W. When W goes high at the end of the cycle with E active, the output of the memory becomes active. The data from the memory will be the same as the input data unless the input data or address changes

## RECOMMENDED AC OPERATING CONDITIONS ( $-0^{\circ}C \le T_{A} \le 70^{\circ}C$ ) ( $V_{CC} = 5.0V \cdot 10\%$ ) WRITE CYCLE 2: FCONTROLLED<sup>9, h</sup>

NO.	SYM		PARAMETER	1223-25 MIN MAX			3-35		3-45	UNITS	NOTES
	Standard	Alternate		MIN	MAX	1111	MAX	MIIN	MAX		
19	Inner-	t <sub>wc</sub>	Write Cycle Time	25		35		45		ns	
20	twieh	t <sub>wP</sub>	Write Pulse Width	15		25		35		ns	
21	t <sub>ELEH</sub>	t <sub>CW</sub>	Chip Enable to End of Write	20		25		30		ns	
22	t <sub>DVEH</sub>	1 <sub>DW</sub>	Data Set-up to End of Write	10		15		15		ns	
23	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold After End of Write	0		0		0		ns	
24	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	20		25		35		ns	
25	t <sub>EHAX</sub>	t <sub>WR</sub>	Address Hold After End of Write	0		0		0		ns	
26	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up to Beginning of Write	0		0		0		ns	
27	t <sub>wLQZ</sub>	t <sub>wz</sub>	Write Enable to Output Disable		15		20		20	ns	f, j


Note f: Measured ±200 mV from steady state output voltage. Load capacitance is 5pF

Note g: E and W must transition between VIH to VII or VII to VIH in a monotonic fashion.

Note h: E or W must be ≥ VIH during address transitions.

Note it. If W is low when E goes low, the outputs remain in the high impedance state

Note j: Parameter guaranteed but not tested.



WRITE CYCLE 2 waveform shows a write cycle terminated by  $\bar{E}$  going high. Data set-up and hold times are referenced to the rising edge of  $\bar{E}$ . With  $\bar{E}$  high, the outputs remain in the high impedance state.

#### **APPLICATION**

It is imperative when designing with any very high speed memory, such as the IMS1223, that the fundamental rules in regard to memory board layout be followed to ensure proper system operation

### **POWER DISTRIBUTION**

The recommended power distribution scheme combines proper power trace layout and placement of

decoupling capacitors to maintain the operating margins of the IMS1223. The impedance in the decoupling path from the power pin (18) through the decoupling capacitor to the ground pin (9) should be kept to a minimum. The impedance of this path is determined by the series impedance of the power line inductance and the inductance and reactance of the decoupling capacitor.

Since the current transients associated with the operation of the high speed IMS1223 have very high frequency components, the line inductance is the dominating factor. To reduce the line inductance, the power trace and ground trace should be gridded or provided by separate power planes. The decoupling capacitor supplies energy



for high frequency current transients and should be located as close to the devices with as short lead length as possible. The high frequency decoupling capacitor should have a value of 0.1 microfarad, and be placed between each row of devices in the array (see drawing). A larger tantalum capacitor with a sufficient value to eliminate low frequency ripple, should be placed near the memory board edge connection where the power traces meet the backplane power distribution system. These larger capacitors provide bulk energy storage to prevent voltage drop due to the main supply being located off the memory board and at the end of a long inductive path.


The ground grid of the memory array should extend to the TTL driver periphery circuit. This will provide a solid ground reference for the TTL drivers and prevent loss of operating margin of the drivers due to differential around noise.

### **TERMINATION**

Trace lines on a memory board in the array look to TTL driver signals like low impedance, unterminated transmission lines. In order to reduce or eliminate the reflections of the TTL signals propagating down the lines, especially low going TTL signals, line termination is recommended. The termination may be either series or parallel

The recommended technique is to use series termination. The series termination technique has the advantage of drawing no DC current and using a minimum number of components. This is accomplished by placing a senes resistor in the signal line at the output of the TTL driver to dampen the reflection on the line. The resistor should be placed as close to the driver package as is practical. The line should be kept short by placing the driver-termination combination close to the memory array.


Some experimentation will have to be done to find the proper value to use for the series termination to minimize reflections, but generally a series resistor in the 10 to 33 ohm range will be required. Because each design will result in a different signal impedance, a resistor of predetermined value may not properly match the signal path impedance. The proper value of resistance should therefore be selected empirically



V<sub>CC</sub>, V<sub>SS</sub> GRID SHOWING DECOUPLING CAPACITORS



Туре	Package	Lead finish
A	Formed flat-pack	gold
В	Formed flat-pack	solder
C	LCC	gold
D	Cerdip	solder
E	Small outline, J-bend	solder
G	PGA	gold
Н	Small outline, Gull wing	solder
J	PLCC, J-bend	solder
K	Sidebraze ceramic DIP	solder
N	Ceramic LCC	solder
P	Plastic DIP	solder
S	Sidebraze ceramic DIP	gold
Т	(Skinny) Flat-pack	solder
W	Ceramic LCC	gold
Y	(Skinny) Flat-pack	gold




### **ORDERING INFORMATION**


DEVICE	SPEED	PACKAGE	PART NUMBER
	25ns	PLASTIC DIP	IMS1223P-25
	25ns	CERAMIC DIP	IMS1223S-25
MS1223	35ns	PLASTIC DIP	IMS1223P-35
IM31223	35ns	CERAMIC DIP	IMS1223S-35
	45ns	PLASTIC DIP	IMS1223P-45
	45ns	CERAMIC DIP	IMS1223S-45

### PACKAGING INFORMATION


18 Pin Ceramic Dual-In-Line



Dim	Inc	hes	mm			
Dim	Nom	Tol	Nom	Tol		
Α	.085	.010	2.18	.230		
В	.018	.003	.457	.152		
B1	.054	Тур	.137	Тур		
D	.900	.011	22.86	.279		
E	.310	.010	7.874	.254		
E1	.295	.015	7.493	.381		
e1	.100	.010	2.54	.254		
L	.145	.020	3.683	508		
S	.005		.127			



### 18 Pin Plastic Dual-In-Line



	~ ~	-UUII		75 7	F 35	
A		ПП	H	П	H	₩ A1
Ā	• e1 <b>←</b>		B1 <sup>3</sup>	-		
	4	8 equal s 2.	paces 54	@ -	-	∢ S

Dim	Inc	hes	mı	m
Dim	Nom	Tol	Nom	Tol
A	.130	.007	3.302	.178
A1	.020	min	.508	min
В	.018	.003	.457	.152
B1	.060	Тур	1.524	Тур
D	.900	.011	22.86	.279
E	.300	.003	7.874	254
E1	295	.015	7.620	.076
e1	.100	.010	2.54	.254
eA	.330	.020	8.382	.508
L	.135	max	3.429	max
S	.050		.127	

