

IMS1223M CMOS High Performance 1K x 4 Static RAM MIL-STD-883C

FEATURES


- · INMOS' Very High Speed CMOS
- · Advanced Process 1.6 Micron Design Rules
- Specifications guaranteed over full military temperature range (-55° C to + 125° C)
- 1K x 4 Bit Organization
- · 25, 35, and 45 nsec Access Times
- · Fully TTL Compatible
- Single +5V ± 10% Operation
- Power Down Function
- · Common Data Input and Output
- · Three-state Output
- · Standard Military Drawing version available
- . 18-Pin, 300-mil DIP (JEDEC Std.) and FP

DESCRIPTION

The INMOS IMS1223M is a high speed CMOS 1Kx4 static RAM processed in full compliance to MIL-STD-883C. The IMS1223M provides performance enhancements with the additional CMOS benefits of lower power and superior reliability.

The IMS1223M features fully static operation requiring no external clocks or timing strobes, and equal address access and cycle times. Additionally, the IMS1223M provides a Chip Enable (/E) function that can be used to place the device into a low-power standby mode.

The IMS1223M is a VLSI static RAM intended for military temperature applications that demand superior performance and reliability.



ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to Vs	s2.0 to 7.0V
Voltage on Q	
Temperature Under Bias	55° C to 125°C
Storage Temperature	65° C to 150°C
Power Dissipation	1W
DC Output Current	25mA
(One Second Duration)	

"Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Vcc	Supply Voltage	4.5	5.0	5.5	V	
Vss	Supply Voltage	0	0	0	V	
ViH	Input Logic "1" Voltage	2.0		Vcc+0.5	V	All inputs
VIL	Input Logic "0" Voltage	-1.0°		0.8	V	All inputs
TA	Ambient Operating Temperature	-55	25	70	°C	400 linear ft/min air flow

^{*}Vit min = -3 V for pulse width <20ns, note b.

DC ELECTRICAL CHARACTERISTICS (-55°C & TA & 125°C) (Vcc = 5.0V ± 10%)a

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
lcc1	Average Vcc Power Supply Current		110	mA	tavav = tavav(min)
lcc2	Vcc Power Supply Current (Standby,Stable TTL Input Levels)		15	mA	E 2 ViH . All other inputs at Vin 5 ViL or 2 ViH
lcc3	Vcc Power Supply Current (Standby, Stable CMOS Input Levels)		5	mA	E Σ (Vcc - 0.2) . All other inputs at Vin ≤ 0.2 or Σ (Vcc - 0.2V)
Icc4	Vcc Power Supply Current (Standby, Cycling CMOS Input Levels)		10	mA	E ≥ (Vcc - 0.2) . Inputs cycling at ViN ≤ 0.2 or ≥ (Vcc - 0.2V)
lilk	Input Leakage Current (Any Input)		±5	μА	Vcc = max Vin = Vss to Vcc
lork	Off State Output Leakage Current		± 10	μА	Vcc = max Vin = Vss to Vcc
Vон	Output Logic "1" Voltage	2.4		٧	lон = -4mA
Vol	Output Logic "0" Voltage		0.4	V	IoL = 8mA

Note a: Icc is dependent on output loading and cycle rate, the specified values are obtained with the output unloaded.

AC TEST CONDITIONS

J	Input Pulse Levels Vss to 3V
Ì	Input Rise and Fall Times5ns
ı	Input and Output Timing Reference Levels 1.5V
l	Output Load See Figure 1

CAPACITANCE^b (Ta=25°C, f=1.0MHZ)

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
Cin	Input Capacitance	4	pF	$\Delta V = 0$ to $3V$
Соит	Output Capacitance	4	pF	$\Delta V = 0$ to 3V

Note b: This parameter is sampled and not 100% tested.



RECOMMENDED AC OPERATING CONDITIONS $-55^{\circ}C \le T_{A} \le 125^{\circ}C$) ($V_{2C} = 5.0V \pm 10\%$) READ CYCLE⁹

NO.	SYM	BOL	PARAMETER	122:	M-25	1223	M-35	1223	M-45	UNITS	NOTES
140.	Standard	Alternate	TANAMETEN	MIN	MAX	MIN	MAX	MIN	MAX	Olvillo	NOTES
1	t _{ELQV}	t _{ACS}	Chip Enable Access Time		25		35		45	ns	
2	t _{AVAV}	t _{RC}	Read Cycle Time	25		35		45		ns	С
3	t _{AVOV}	t _{AA}	Address Access Time		25		35		45	ns	d
4	taxax	t _{OH}	Output Hold After Address Change	5		5		5		ns	
5	t _{ELQX}	t _{LZ}	Chip Enable to Output Active	5		5		5		ns	i
6	t _{EHOZ}	t _{HZ}	Chip Disable to Output Inactive	0	15	0	20	0	20	ns	f, j
7	t _{ELICCH}	t _{PU}	Chip Enable to Power Up	0		0		0		ns	j
8	t _{EHICCL}	t _{PD}	Chip Disable to Power Down		30		30		30	ns	j
		t _T	Input Rise and Fall Times		50		50		50	ns	е. ј

Note c: For READ, CYCLES 1 & 2, W is high for entire cycle.


Note d: Device is continuously selected, E low.

Note e: Measured between Vill max and Vill min.

Note f: Measured = 200mV from steady state output voltage. Load capacitance is 5pF.

Note g: E and W must transition between VIH to VIL or VIL to VIH in a monotonic fashion.

Note j: Parameter guaranteed but not tested



RECOMMENDED AC OPERATING CONDITIONS (-55°C \le TA \le 125°C) (Vcc = 5.0V \pm 10%) WRITE CYCLE 1: W CONTROLLED^{g,h}

	SYM	BOL	242445752	1223	1-25	1223N	4-3 5	1223	N-45	,	
NO.	Standard	Alternate	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
9	tavav	twc	Write Cycle Time	20		30	-	40		ns	
10	twLwH	twp	Write Pulse Width	15		20		25		ns	
11	telwh	tcw	Chip Enable to End of Write	20		30		40		ns	
12	tovwh	tow	Data Setup to End of Write	15		20		25		ns	
13	twndx	ton	Data Hold after End of Write	0		0		0		ns	
14	tavwn	taw	Address Setup to End of Write	20		30		40		ns	
15	tavwl	tas	Address Setup to Start of Write	0		0		0		ns	
16	twnax	twn	Address Hold after End of Write	0		0		0		ns	
17	twLQZ	twz	Write Enable to Output Disable	0	15	0	20	0	20	ns	f, j
18	twnqx	tow	Output Active after End of Write	5		5		5		ns	i, j


Note f: Measured ±200mV from steady state output voltage. Load capacitance is 5pF Note g: E and W must transition between ViH to ViL or VIL to VIH in a monotonic fashion

Note h: E or W must be ≥ VIH during address transitions.

Note i: If W is low when E goes low, the output remains in the high impedance state

Note j: Parameter guaranteed but not tested.

WRITE CYCLE 1



RECOMMENDED AC OPERATING CONDITIONS ($-55^{\circ}C \le T_{A} \le 125^{\circ}C$) (V $_{CC} = 5~0V~\pm~10\%$)

WRITE CYCLE 2: ECONTROLLED9, h

NO.	SYM		PARAMETER						M-45	UNITS	NOTES
	Standard	Alternate	TATIAMETER	MIN	MAX	MIN	MAX	MIN	MAX	011110	110120
19	t _{AVAV}	t _{WC}	Write Cycle Time	20		30		40		ns	
20	twleh	t _{wP}	Write Pulse Width	15		20		25		ns	
21	t _{ELEH}	t _{cw}	Chip Enable to End of Write	20		30		40		ns	
22	toveh	t _{DW}	Data Set-up to End of Write	10		15		15		ns	
23	t _{EHDX}	t _{DH}	Data Hold After End of Write	0		0		0		ns	
24	t _{AVEH}	taw	Address Set-up to End of Write	20		30		40		ns	
25	t _{EHAX}	t _{wa}	Address Hold After End of Write	0		0		0		ns	
26	t _{AVEL}	t _{AS}	Address Set-up to Beginning of Write	0		0		0		ns	
27	t _{wLQZ}	t _{wZ}	Write Enable to Output Disable	0	15	0	20	0	20	ns	f, j


Note f Measured ± 200mV from steady state output voltage. Load capacitance is 5pF.

Note g: E and W must transition between VIH to VIL or VIL to VIH in a monotonic fashion

Note h: E or W must be $\geq V_{IH}$ during address transitions.

Note it. If W is low when E goes low, the output remains in the high impedance state

Note j Parameter guaranteed but not tested



DEVICE OPERATION

The IMS1223M has two control inputs, Chip Enable (\overline{E}) and Write Enable (\overline{W}), ten address inputs (A_0 - A_9), and four Data I/O lines. The \overline{E} input controls device selection as well as active and standby modes. With \overline{E} low, the device is selected and the ten address inputs are decoded to select one four-bit word out of 1K words. Read and Write operations on the memory cell are controlled by \overline{W} input. With \overline{E} high, the device is deselected, the output is disabled and the power consumption is reduced to less than one-fourth of the active mode power with TTL levels and even lower with CMOS levels.

READ CYCLE

A read cycle is defined as $\overline{W} \ge V_{lH}$ min with $\overline{\underline{E}} \le V_{lL}$ max. Read access time is measured from either $\overline{\underline{E}}$ going low or from valid address.

The READ CYCLE 1 waveform shows a read access that is initiated by a change in the address inputs while E is low. The outputs remain active throughout READ CYCLE 1 and are valid at the specified address access time. The address inputs may change at access time and as long as E remains low, the cycle time is equal to the address access time.

The READ CYCLE 2 waveform shows a read access that is initiated by E going low. As long as address is stable when E goes low, valid data is at the outputs at the specified Chip Enable Access time. If address is not valid when E goes low, the timing is as specified in READ CYCLE 1. Chip Enable access time is not affected by the duration of the deselect interval.

WRITE CYCLE

The write cycle of the IMS1223M is initiated by the latter of E or \overline{W} to transition from a high to a low. In the case of \overline{W} falling last, the output buffers will be turned on t_{ELOX} after the falling edge of \overline{E} (just as in a read cycle). The output buffers are then turned off within t_{WLOZ} of the falling edge of \overline{W} . During this interval, it is possible to have bus contention between devices with common I/O configurations. To avoid bus contention, input data should not become active on the I/O bus until t_{WLOZ}

WRITE CYCLE 1 waveform shows a write cycle terminated by \overline{W} going high. Data set-up and hold times are referenced to the rising edge of \overline{W} . When \overline{W} goes high at the end of the cycle with \overline{E} active, the output of the memory becomes active. The data from the memory will be the same as the input data unless the input data or address changes

WRITE CYCLE 2 waveform shows a write cycle terminated by E going high. Data set-up and hold times are referenced to the rising edge of E. With E high the outputs remain in the high impedance state.

APPLICATION

It is imperative when designing with any very high speed memory, such as the IMS1223M, that the fundamental rules in regard to memory board layout be followed to ensure proper system operation.

TERMINATION

Trace lines on a memory board in the array look to TTL driver signals like low impedance, unterminated transmission lines. In order to reduce or eliminate the reflections of the TTL signals propagating down the lines, especially low going TTL signals, line termination is recommended. The termination may be either series or parallel.

The recommended technique is to use series termination. The series termination technique has the advantage of drawing no DC current and using a minimum number of components. This is accomplished by placing a series resistor in the signal line at the output of the TTL driver to dampen the reflection on the line. The resistor should be placed as close to the driver package as is practical. The line should be kept short by placing the driver-termination combination close to the memory array.


Some experimentation will have to be done to find the proper value to use for the series termination to minimize reflections, but generally a series resistor in the 10 to 33 ohm range will be required. Because each design will result in a different signal impedance, a resistor of predetermined value may not properly match the signal path impedance. The proper value of resistance should therefore be selected empirically.

POWER DISTRIBUTION

The recommended power distribution scheme combines proper power trace layout and placement of decoupling capacitors to maintain the operating margins of the IMS1223M. The impedance in the decoupling path from the power pin through the decoupling capacitor to the ground pin should be kept to a minimum. The impedance of this path is determined by the series impedance of the power line inductance and the inductance and reactance of the decoupling capacitor.

Since the current transients associated with the operation of the high speed IMS1223M have very high frequency components, the line inductance is the dominating factor. To reduce the line inductance, the power trace and ground trace should be gridded or provided by separate power planes. The decoupling capacitor supplies energy for high frequency current transients and should be located as close to the devices with as short lead length as possible. The high frequency decoupling capacitor should have a value of 0.1 microfarad, and be placed between each row of devices in the array (see drawing) A larger tantalum capacitor, with a sufficient value to eliminate low frequency ripple, should be placed near the memory board edge connection where the power traces meet the backplane power distribution system. These larger capacitors provide bulk energy storage to prevent voltage drop due to the main supply being located off the memory board and at the end of a long inductive path


The ground grid of the memory array should extend to the TTL driver periphery circuit. This will provide a solid ground reference for the TTL drivers and prevent loss of operating margin of the drivers due to differential ground noise.



V_{CC}, V_{SS} GRID SHOWING DECOUPLING CAPACITORS

Тура	Package	Lead finish
Α	Formed flat-pack	gold
В	Formed flat-pack	solder
С	LCC	gold
D	Cerdip	solder
E	Small outline, J-bend	solder
G	PGA	gold
Н	Small outline, Gull wing	solder
J	PLCC, J-bend	solder
K	Sidebraze ceramic DIP	solder
N	Ceramic LCC	solder
P	Plastic DIP	solder
S	Sidebraze ceramic DIP	gold
T	(Skinny) Flat-pack	solder
W	Ceramic LCC	gold
Y	(Skinny) Flat-pack	gold

FIGURE 1. OUTPUT LOAD



TRUTH TABLE

Ē	W	Q	MODE
Н	x	HI-Z	Standby (Isb)
L	Н	Dout	Read
L	L	Din	Write


Standard Military Drawing version available, see SMD Reference Guide

ORDERING INFORMATION


DEVICE	SPEED	PACKAGE	PART NUMBER
IMS 1223M	25ns	CERAMIC DIP	IMS1223S-25M
	25ns	FLAT PACK	IMS1223A-25M
	35ns	CERAMIC DIP	IMS1223S-35M
	35ns	FLAT PACK	IMS1223A-35M
	45ns	CERAMIC DIP	IMS1223S-45M
	45ns	FLAT PACK	IMS1223A-45M





PACKAGING INFORMATION



Dim	Inc	hes	mı	n
וווום	Nom	Nom Tol		Tol
Α	.085	.010	2.18	.230
В	.018	.003	.457	.152
B1	.054	Тур	.137	Typ
D	.900	.011	22.86	.279
E	.310	.010	7.874	.254
E1	.295	.015	7.493	.381
е1	.100	.010	2.54	254
L	.145	.020	3.683	508
S	.005		.127	
				_







18 Pin Flat Pack

Dim	Inches		mm		Notes
	Nom	Tol	Nom	Tol	Notes
Α	.081	.007	2.057	.178	
A1	.045		1.143		
B1	.028	Ref	.711	Ref	
D	.432	.005	10.973	.127	
С	.005	.002	.127	.051	
E	1.00	Ref	25.40	Ref	
е1	.047		1.194		
eA	.230	.005	5.842	.127	

