

IMS1403M IMS1403LM CMOS High Performance 16K x 1 Static RAM MIL-STD-883C

FEATURES

- INMOS' Very High Speed CMOS
- Advanced Process 1.6 Micron Design Rules
- Specifications guaranteed over full military
- temperature range (-55° C to +125° C) • 16K x 1 Bit Organization
- 35, 45, 55 nsec Access Times
- 35, 45, 55 nsec Access Times
 Fully TTL Compatible
- Fully ITL Compatible
- Separate Data Input & Output
- Three-state Output
- Single +5V ± 10% Operation
- Power Down Function
- Pin Compatible with IMS1400M
- Standard Military Drawing version available
- 20-Pin, 300-mil DIP & LCC (JEDEC Std.)
- Battery Backup Operation 2V Data Retention (L version only)

PIN CONFIGURATION


DESCRIPTION

The INMOS IMS1403M is a high speed 16K x 1 CMOS static RAM processed in full compliance to MIL-STD-883C. The IMS1403M provides maximum density and performance enhancements with the additional CMOS benefits of lower power and superior reliability.

The IMS1403M features fully static operation requiring no external clocks or timing strobes, and equal address access and cycle times. Additionally, the IMS1403M provides a Chip Enable (/E) function that can be used to place the device into a low-power standby mode.

The IMS1403LM is a low power version offering battery backup data retention operating from a 2 volt supply.

BLOCK DIAGRAM



LOGIC SYMBOL

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to VSS2.0	to 7.0V
Voltage on Q1.0 to (V	x+.5)V
Temperature Under Bias55° C to	125°C
Storage Temperature65° C to	150°C
Power Dissipation	1W
DC Output Current	25mA
(One Second Duration)	

"Snesses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNITS	NOTES
Vcc	Supply Voltage	4.5	5.0	5.5	V	
V _{SS}	Supply Voltage	0	0	0	V	
VIH	Input Logic "1" Voltage	2.0		Voc+5	V	All inputs
VIL	Input Logic "0" Voltage	-1.0°		0.8	V	All inputs
TA	Ambient Operating Temperature	-55	25	125	°C	400 linear ft/min air flow

*VIL Min = -3.0V for pulse width <20ns, note b.

DC ELECTRICAL CHARACTERISTICS (-55°C $\leq T_A \leq 125°C$) (V_{CC} = 5.0V \pm 10%) ^a

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
Icc1	Average V _{CC} Power Supply Current		75	mA	t _{AVAV} = t _{AVAV} (min)
I _{CC2}	V _{CC} Power Supply Current (Standby, Stable TTL Input Levels)		15	mA	E≥V _{IH} All other inputs at V _{IN} ≤V _{IL} or ≥V _{IH}
ICC3 V _{CC} Power Supply Current (Standby, Stable CMOS Input Levels)			5	mA	$E \ge (V_{CC} - 0.2)$ All other inputs at $V_{IN} \le 0.2$ or $\ge (V_{CC} - 0.2V)$
Icc4	V _{CC} Power Supply Current (Standby, Cycling CMOS Input Levels)		10	mA	$E \ge (V_{CC} - 0.2)$ Inputs cycling at $V_{IN} \le 0.2$ or $\ge (V_{CC} - 0.2V)$
l _{ILK}	Input Leakage Current (Any Input)		±5	μА	$V_{CC} = max$ $V_{IN} = V_{SS}$ to V_{CC}
IOLK	Off State Output Leakage Current		±10	μA	V _{CC} = max V _{IN} = V _{SS} to V _{CC}
VOH	Output Logic "1" Voltage	2.4		v	I _{OH} = -4mA
V _{OL}	Output Logic "0" Voltage		0.4	v	I _{OL} = 16mA

Note at I_{CC} is dependent on output loading and cycle rate, the specified values are obtained with the output unloaded.

AC TEST CONDITIONS

Input Pulse Levels	V _{SS} to 3V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Levels	1.5V
Output LoadS	ee Figure 1

CAPACITANCE^b (T_A = 25°C, f = 1.0MH_Z)

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
CIN	Input Capacitance	4	рF	$\Delta V = 0$ to $3V$
COUT	Output Capacitance	4	рF	$\Delta V = 0$ to $3V$

Note b: This parameter is sampled and not 100% tested.



RECOMMENDED AC OPERATING CONDITIONS (-55°C \leq T_A \leq 125°C) (V_{CC} = 5.0V ±10%) **READ CYCLE**⁹

	SYI	IBOL		BMS140	314-35	MS1403M-46		IMS1403M-55		UNITS	NOTES
NO.	Standard Alternate		PARAMETER	PARAMETER MIN M		MIN	MAX	MIN	MAX	unita	NOTES
1	IELOV	LACS	Chip Enable Access Time		35		45		55	ns	
2	tAVAV	1 _{RC}	Read CycleTime	35		40		50		ns	с
3	tAVQV	tAA	Address Access Time		35		40		50	ns	d
4	tAXOX	¹ ОН	Output Hold After Address Change	5		5		5		ns	
5	LOX	4z	Chip Enable to Output Active	5		5		5		ns	j
6	^t EHQZ	⁴ HZ	Chip Disable to Output Inactive	0	20	0	20	0	25	ns	f, j
7	^t ELICCH	tPU	Chip Enable to Power Up	0		0		0		ns	j
8	^t EHICCL	tPD	Chip Enable to Power Down		30		30		30	ns	j
		tT	Input Rise and Fall Times		50		50		50	ns	e,j

Note c: For READ CYCLE 1 & 2, W is high for entire cycle.


Note d: Device is continuously selected; E low.

Note e: Measured between VIL max and VIH min.

Note 1: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.

Note g: E and W must transition between VIH to VIL or VIL to VIH in a monotonic fashion.

Note j: Parameter guaranteed but not tested.



mos

RECOMMENDED AC OPERATING CONDITIONS (-55°C $\leq T_A \leq 125°C$) (V_{CC} = 5 0V $\pm 10\%$) WRITE CYCLE 1: \widehat{W} CONTROLLED^{9. h}

	SYI	MBOL		IMS140	3M-35	MS140	3M-46	IMS140	314-55	UNITO	NOTES
NO.	Standard	Alternate	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
9	tAVAV	Iwc	Write Cycle Time	30		40		50		ns	
10	twLWH	twp	Write Pulse Width	20		20		25		ns	
11	tELWH	1cw	Chip Enable to End of Write	30		35		45		ns	
12	^t DVWH	tow	Data Set-up to End of Write	15		15		20		ns	
13	tWHDX	tDH	Data Hold After End of Write	0		0		0		ns	
14	tavwh	tAW	Address Sel-up to End of Write	30		35		45		ns	
15	tAVWL	tAS	Address Set-up to Beginning of Write	0		0		0		ns	
16	tWHAX	twR	Address Hold After End of Write	0		0		0		ns	
17	twLoz	twz	Write Enable to Output Disable	0	20	0	20	0	25	ns	f, j
18	twhox	low	Output Active Alter End of Write	0		0		0			i, j

Note f: Measured ±200mV from steady state output voltage. Load capacitance is 5pF


Note g: E and W must transition between VIH to VIL or VIL to VIH in a monotonic fashion.

Note h: E or W must be ≥ VIH during address transitions.

Note i: If W is low when E goes low, the output remains in the high impedance state

Note j: Parameter guaranteed but not tested.

WRITE CYCLE 1



mos

RECOMMENDED AC OPERATING CONDITIONS (-55°C ≤ T_A ≤ 125°C) (V_{CC} = 5.0V±10%) WRITE CYCLE 2: E CONTROLLED 9. h


SYMBOL		SYMBOL		IMS1403M-36		IMS 1403M-46		IMS1403M-66		UNITS	NOTES
NO.	Standard	Allernete	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
19	tAVAV	WC	Write Cycle Time	30		40		50		ns	
20	1WLEH	twp	Write Pulse Width	20		20		25		ns	
21	TELEH	łcw	Chip Enable to End of Write	30		35		45		ns	
22	¹ DVEH	tow	Data Set-up to End of Write	15		15		20		ns	
23	^t EHDX	tDH	Data Hold After End of Write	0		0		0		ns	
24	TAVEH	taw	Address Set-up to End of Write	30		35		45		ns	
25	^t EHAX	twa	Address Hold After End of Write	0		0		0		ns	
26	tAVEL	tAS	Address Set-up to Beginning of V/rite	0		0		0		ns	
27	twLoz	twz	Write Enable to Output Disable	0	20	0	20	0	25	ns	f, j

Note I: Measured ±200mV from steady state output voltage. Load capacitance is 5pF

Note g: E and W must transition between VIH to VIL or VIL to VIH in a monotonic fashion.

Note h: E or W must be $\ge V_{IH}$ during address transitions. Note i: If W is low when E goes low, the output remains in the high impedance state.

Note j: Parameter guaranteed but not tested.



nmos

DEVICE OPERATION

The IMS1403M has two control inputs. Chip Enable (/E) and Write Enable (/W), 14 address inputs (A0 -A13), a Data In (D) and a Data Out (Q). The /E input controls device selection as well as active and standby modes. With /E low, the device is selected and the14 address inputs are decoded to select one bit out of 16K bits Read and Write operations on the memory cell are controlled by the /W input. With /E high, the device is deselected, the outputs are disabled and the power consumption is reduced to less than one-fourth of the active mode power with TTL levels and even lower with CMOS levels

READ CYCLE

A read cycle is defined as /W > VIH min with /E < VII max. Read access time is measured from either /E going low or from valid address

The READ CYCLE 1 waveform shows a read access that is initiated by a change in the address inputs while /E is low. The output remains active throughout READ CYCLE 1 and is valid at the specified address access time. The address inputs may change at access time and long as /E remains low, the cycle time is equal to the address access time

The READ CYCLE 2 waveform shows a read access that is initiated by /E doing low. As long as address is stable when /E goes low, valid data is at the output at the specified Chip Enable Access time. If address is not valid when /E goes low, the timing is as specified in READ CYCLE 1. Chip Enable access time is not affected by the duration of the deselect interval.

WRITE CYCLE

The write cycle of the IMS1403M is initiated by the latter of /E or /W to transition from a high to a low. In the case of /W falling last, the output buffer will be turned on tel ox after the falling edge of /E (just as in a read cycle). The output buffer is then turned off within twi or of the falling edge of /W. During this interval, it is possible to have bus contention between devices with D and Q connected together in a common I/O configuration. Contention can be avoided in a carefully designed system. During a write cycle, data on the input is written into the selected cells and the output is floating.

WRITE CYCLE 1 waveform shows a write cycle terminated by /W going high. Data set-up and hold times are referenced to the rising edge of /W. When /W goes high at the end of the cycle with /E active, the output of the memory becomes active. The data from the memory will be the same as the input data unless the input data or address changes.

WRITE CYCLE 2 waveform shows a write cycle terminated by /E going high Data set-up and hold times are referenced to the rising edge of /E. With /E high the outputs remain in the high impedance state.

APPLICATION

It is imperative when designing with any very high speed memory, such as the IMS1403M, that the fundamental rules in regard to memory board layout be followed to ensure proper system operation.

V cc -0.2V)

	ETEINTION (L'Version on	iy) (-55 C 5		125 ()		
SYMBOL	PARAMETER	MIN	TYP-	MAX	UNITS	NOTES
V _{DR}	Data Retention Voltage	2.0			volts	VIN ≤ 0.2V or ≥ (V CC -0.2V) E ≥ (V CC -0.2
CCDR1	Data Retention Current		3	400	μA	V _{CC} = 3.0 volts
CCDR2	Data Retention Current		2	250	μA	V _{CC} = 2.0 volts
^t EHVCCL	Deselect Time (t CDR)	0			ns	j, k
^t VCCHEL	Recovery Time (t _R)	tRC			ns	j, k (t _{RC} = Read Cycle Time)


DATA DETENTION (Lyersion only) (-55°C < T < 125°C)

Typical data retention parameters at 25°C.

Note j: Parameter guaranteed but not tested.

Note k: Supply recovery rate should not exceed 100mV per µS from VDB to VCC min

LOW V_{CC} DATA RETENTION



mos

POWER DISTRIBUTION

The recommended power distribution scheme combines proper power trace layout and placement of decoupling capacitors to maintain the operating margins of the IMS1403M. The impedance in the decoupling path from the power pin through the decoupling capacitor to the ground pin should be kept to a minimum. The impedance of this path is determined by the series impedance of the power line inductance and the inductance and reactance of the decoupling capacitor.

Since the current transients associated with the operation of the high speed IMS1403M have very high frequency components, the line inductance is the dominating factor. To reduce the line inductance, the power trace and ground trace should be gridded or provided by separate power planes. The decoupling capacitor supplies energy for high frequency current transients and should be located as close to the devices with as short lead length as possible. The high frequency decoupling capacitor should have a value of 0.1 microfarad, and be placed between each row of devices in the array (see drawing). A larger tantalum capacitor, with a sufficient value to eliminate low frequency ripple, should be placed near the memory board edge connection where the power traces meet the backplane power distribution system. These larger capacitors provide bulk energy storage to prevent voltage drop due to the main supply being located off the memory board and at the end of a long inductive path.


The ground grid of the memory array should extend to the TTL periphery circuit. This will provide a solid ground reference for the TTL drivers and prevent loss of operating margin of the drivers due to differential ground noise.

TERMINATION

Trace lines on a memory board in the array look to TTL driver signals like low impedance, unterminated transmission lines. In order to reduce or eliminate the reflections of the TTL signals propagating down the lines, especially low going TTL signals, line termination is recommended The termination may be either series or parallel.

The recommended technique is to use series termination. The series termination technique has the advantage of drawing no DC current and using a minimum number of components. This is accomplished by placing a series resistor in the signal line at the output of the TTL driver to dampen the reflection on the line. The resistor should be placed as close to the driver package as is practical. The line should be kept short by placing the driver-termination combination close to the memory array.


Some experimentation will have to be done to find the proper value to use for the series termination to minimize reflections, but generally a series resistor in the 10 to 33 ohm range will be required. Because each design will result in a different signal impedance, a resistor of predetermined value may not properly match the signal path impedance. The proper value of resistance should therefore be selected empirically.



V_{CC}, V_{SS} GRID SHOWING DECOUPLING CAPACITORS

Inmos

Туре	Package	Lead finish
Α	Formed flat-pack	gold
В	Formed flat-pack	solder
С	LCC	gold
D	Cerdip	solder
E	Small outline, J-bend	solder
G	PGA	gold
Н	Small outline, Gull wing	solder
J	PLCC, J-bend	solder
К	Sidebraze ceramic DIP	solder
N	Ceramic LCC	solder
Р	Plastic DIP	solder
S	Sidebraze ceramic DIP	gold
Т	(Skinny) Flat-pack	solder
W	Ceramic LCC	gold
Y	(Skinny) Flat-pack	gold



TRUTH TABLE

E	W	Q	MODE
н	X	HI-Z	Standby (Isb)
L	н	Dout	Read
L	L	HI-Z	Write

Standard Military Drawing version available, see SMD Reference Guide


ORDERING INFORMATION

DEVICE	SPEED PACKAGE		PART NUMBER				
DETTOE	SPEED	FACKAGE	STANDARD	LOW POWER			
IMS 1403M IMS 1403LM	35ns 35ns 45ns 45ns 55ns 55ns	CERAMIC DIP CERAMIC LCC CERAMIC DIP CERAMIC LCC CERAMIC DIP CERAMIC LCC	IMS1403S-35M IMS1403N-35M IMS1403S-45M IMS1403N-45M IMS1403S-55M IMS1403N-55M	IMS1403LS35M IMS1403LN35M IMS1403LS45M IMS1403LN45M IMS1403LS55M IMS1403LN55M			

Dinmos


8/9

PACKAGING INFORMATION



20 Pin Leadless Chip Carrier

Dim	Inches		mm		Notes
	Nom	Tol	Nom	Tol	Notes
A B1 D E	.071 .025 .425 .290	.010	1.803 .635 10.795 7.360	.178 076 .254 254	
e1	.050		1.270	201	



inmos