

# IMS1423 High Performance 4K x 4 CMOS Static RAM

### **FEATURES**

- · INMOS' Very High Speed CMOS
- · Advanced Process 1.6 Micron Design Rules
- 4K x 4 Bit Organization
- 25, 35, 45 and 55 nsec Access Times
- · Fully TTL Compatible
- · Common Data Input & Output
- · Three-state Output
- · 20-Pin, 300-mil DIP & SOJ (JEDEC Std.)
- · 20-Pin Ceramic LCC (JEDEC Std.)
- Single +5V ± 10% Operation
- · Power Down Function for Low Standby Power
- Pin Compatible with IMS1420

### DESCRIPTION

The INMOS IMS1423 is a high performance 4K x 4 CMOS static RAM. The IMS1423 provides maximum density and speed enhancements with the additional CMOS benefits of lower power and superior reliability.

The IMS1423 features fully static operation requiring no external clocks or timing strobes, and equal address access and cycle times. Additionally, the IMS1423 provides a Chip Enable (/E) function that can be used to place the device into a low-power standby mode.

The IMS1423M is a MIL-STD-883 version intended for military applications that demand superior performance and reliability.




CHIP

CARRIER

PIN CONFIGURATION

### PIN NAMES

A. A	ADDRESS INPUTS	Vcc POWER (+5V)
W	WRITE ENABLE	V <sub>SS</sub> GROUND
E	CHIP ENABLE	
1/0	DATA IN/OUT	



DIP &

SOJ

### **ABSOLUTE MAXIMUM RATINGS\***

\*Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC OPERATING CONDITIONS

(One Second Duration)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V	
V <sub>SS</sub>	Supply Voltage	0	0	0	V	
V <sub>IH</sub>	Input Logic "1" Voltage	2.0		Vcc + .5	V	All inputs
VIL	Input Logic "0" Voltage	-1.0°		0.8	V	All inputs
TA	Ambient Operating Temperature	0	25	70 .	°C	400 linear ft/min air flow

<sup>\*</sup> VIL Min = -3.0V for pulse width <20ns, note b.

# DC ELECTRICAL CHARACTERISTICS (0°C $\leq T_A \leq 70$ °C) ( $V_{CC} = 5.0V \pm 10\%$ )

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
l <sub>CC1</sub>	Average V <sub>CC</sub> Power Supply Current		105 100 100	mA mA	t <sub>AVAV</sub> = 25ns t <sub>AVAV</sub> = 35ns t <sub>AVAV</sub> = 45ns & 55ns
lCC2	V <sub>CC</sub> Power Supply Current (Standby,Stable TTL Input Levels)		15	mA	$E \ge V_{IH}$ All other inputs at $V_{IN} \le V_{IL}$ or $\ge V_{IH}$
l <sub>CC3</sub>	V <sub>CC</sub> Power Supply Current (Standby, Stable CMOS Input Levels)		5	mA	$\bar{E} \ge (V_{CC} - 0.2)$ All other inputs at $V_{IN} \le 0.2$ or $\ge (V_{CC} - 0.2V)$
I <sub>CC4</sub>	V <sub>CC</sub> Power Supply Current (Standby, Cycling CMOS Input Levels)		10	mA	$\bar{E} \ge (V_{CC} - 0.2)$ Inputs cycling at $V_{IN} \le 0.2$ or $\ge (V_{CC} - 0.2V)$
JILK	Input Leakage Current (Any Input)		±1	μА	V <sub>CC</sub> = max V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>
lolk	Off State Output Leakage Current		±5	μА	V <sub>CC</sub> = max V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>
V <sub>OH</sub>	Output Logic "1" Voltage	2.4		V	I <sub>OH</sub> = -4mA
V <sub>OL</sub>	Output Logic "0" Voltage		0.4	V	I <sub>OL</sub> = 8mA

Note at I<sub>CC</sub> is dependent on output loading and cycle rate, the specified values are obtained with the outputs unloaded.

### **AC TEST CONDITIONS**

	Input Pulse LevelsVSS to 3V
i	Input Rise and Fall Times5ns
	Input and Output Timing Reference Levels1.5V
J	Oulput Load
ı	Output Location and the second

### CAPACITANCEb (TA = 25°C, f = 1.0MHz)

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
CIN	Input Capacitance	4	pF	$\Delta V = 0$ to 3V
C <sub>OUT</sub>	Output Capacitance	4	pF	$\Delta V = 0$ to 3V

Note b: This parameter is sampled and not 100% tested.



# RECOMMENDED AC OPERATING CONDITIONS (0°C $\leq T_A \leq 70^{\circ} C$ ) (V<sub>CC</sub> = 5.0V = 10%)

# READ CYCLE9

NO	SYMBOL		PARAMETER	142	3-25	142	3-35		3~15	142	3-55	UNITS	NOTES
	Standard	Alternate		MIN	MAX	IMIL	MAX		MAX	IMIN	MAX		
1	t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Enable Access Time		25		35		45		55	ns	
2	t <sub>AVAV</sub>	dec	Read Cycle Time			35		40		50		ns	С
3	t <sub>AVQV</sub>	1 <sub>AA</sub>	Address Access Time		25		35		40		50	ns	d
4	t <sub>AXQX</sub>	f <sub>CH</sub>	Output Hold After Address Change			3		3		3		ns	
5	t <sub>ELQX</sub>	50	Chip Enable to Output Active	5		5		5		5		ns	1
6	1 <sub>EHQZ</sub>	t <sub>HZ</sub>	Chip Disable to Output Inactive	0	15	0	15	0	15	0	15	ns	f, j
7	telicch	t <sub>PU</sub>	Chip Enable to Power Up	0		0		0		0		ns	j
8	t <sub>EHICCL</sub>	t <sub>EHICCL</sub> t <sub>PD</sub> Chip Disable To Power Down			30		30		30		30	ns	j
		t <sub>T</sub>	Input Rise and Fall Times		50		50		50		50	ns	e, j

Note c: For READ CYCLE 1 & 2, W is high for entire cycle


Note d: Device is continuously selected. E low.

Note e. Measured between  $V_{\text{IL}}$  max and  $V_{\text{IH}}$  min


Note f. Measured  $\pm$  200mV from steady state output voltage. Load capacitance is 5pF. Note g.  $\overline{E}$  and  $\overline{W}$  must transition between  $V_{IH}$  to  $V_{IL}$  or  $V_{IL}$  to  $V_{IH}$  in a monotonic fashion.

Note : Parameter quaranteed but not tested

# READ CYCLE 1ºd



# **READ CYCLE 2**°



# RECOMMENDED AC OPERATING CONDITIONS (0°C $\leq$ T<sub>A</sub> $\leq$ 70°C) ( $V_{CC} = 5$ 0V = 10%)

# WRITE CYCLE 1: W CONTROLLED 9. h

NO.	SYM		PARAMETER		3-25		3-35		3-45		3-55	IINITS	NOTES
NO.	Standard	Alternate	TANAMETEN	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
9	t <sub>AVAV</sub>	t <sub>wc</sub>	Write Cycle Time	25		35		40		50		ns	
10	t <sub>wLwH</sub>	twe	Write Pulse Width	20		25		35		45		ns	
11	t <sub>ELWH</sub>	t <sub>CW</sub>	Chip Enable to End of Write	20		25		35		45		ns	
12	t <sub>DVWH</sub>	t <sub>DW</sub>	Data Set-up to End of Write	10		13		15		20		ns	
13	t <sub>wHDX</sub>	t <sub>DH</sub>	Data Hold After End of Write	2		2		3		3		ns	
14	t <sub>AVWH</sub>	'AW	Address Set-up to End of Write	20		25		30		40		ns	
15	t <sub>avwi,</sub>	t <sub>AS</sub>	Address Set-up to Beginning of Write	0		0		0		0		ns	
16	twhax	t <sub>wa</sub>	Address Hold After End of Write	2		3		5		5		ns	
17	t <sub>wLQZ</sub>	t <sub>wz</sub>	Write Enable to Output Disable	0	15	0	15	0	20	0	25	ns	f,j
18	t <sub>wHQX</sub>	tow	Output Active After End of Write	6		6		6		6		ns	i


Note f: Measured ± 200mV from steady state output voltage. Load capacitance is 5pE

Note g.  $\overline{E}$  and  $\overline{W}$  must transition between  $V_{IH}$  to  $V_{IL}$  or  $V_{IL}$  to  $V_{IH}$  in a monotonic fashion.

Note h:  $\overline{E}$  or  $\overline{W}$  must be  $\geq V_{IH}$  during address transitions Note i: If  $\overline{W}$  is low when  $\overline{E}$  goes low, the output remains in the high impedance state

Note j: Parameter guaranteed but not tested

# **WRITE CYCLE 1**



# RECOMMENDED AC OPERATING CONDITIONS (0°C $\leq$ T<sub>A</sub> $\leq$ 70°C) (V<sub>CC</sub> = 5.0V $\pm$ 10%)

# WRITE CYCLE 2: E CONTROLLED9, h

NO.	SYM	BOL	PARAMETER		3-25		3-35		3-45		3-55	PATIBILITS	NOTES
NU.	Standard	Alternate	FARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
19	t <sub>AVAV</sub>	1 <sub>wc</sub>	Write Cycle Time			35		40		50		ns	
20	twlen	t <sub>wP</sub>	Write Pulse Width			25		35		45		ns	
21	t <sub>ELEH</sub>	t <sub>CW</sub> Chip Enable to End of Write		20		25		35		45		ns	
22	tover	t <sub>D-E-</sub> t <sub>DW</sub> Data Set-up to End of Write		10		13		15		20		ns	
23	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold After End of Write	3		3		3		5		ns	
24	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	20		25		30		40		ns	
25	t <sub>EHAX</sub>	t <sub>wa</sub>	Address Hold After End of Write	2		3		5		5		ns	
26	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up to Beginning of Write	0		0		0		0		ns	
27	t <sub>wLQZ</sub>	t <sub>wz</sub>	twz Write Enable to Output Disable		15	0	15	0	20	0	25	ns	f,j


Note f. Measured  $\pm$  200mV from steady state output voltage. Load capacitance is 5pF. Note g.  $\overline{E}$  and  $\overline{W}$  must transition between  $V_H$  to  $V_H$  or  $V_H$  to  $V_H$  in a monotonic fashion.

Note h:  $\overline{E}$  or  $\overline{W}$  must be  $\geq V_{IH}$  during address transitions.

Note it. If W is low when E goes low, the output remains in the high impedance state

Note j: Parameter guaranteed but not tested

# **WRITE CYCLE 2**



### **DEVICE OPERATION**

The IMS1423 has two control inputs. Chip Enable  $(\overline{E})$  and Write Enable  $(\overline{W})$ , twelve address inputs  $(A_0-A_{11})$ , and four Data I/O lines. The  $\overline{E}$  input controls device selection as well as active and standby modes. With  $\overline{E}$  low, the device is selected and the twelve address inputs are decoded to select one 4-bit word out of 4K words. Read and Write operations on the memory cell are controlled by  $\overline{W}$  input. With  $\overline{E}$  high, the device is deselected, the outputs are disabled and the power consumption is reduced to less than one-fourth of the active mode power with TTL levels and even lower with CMOS levels

### **READ CYCLE**

A read cycle is defined as  $\overline{W} \ge V_{IH}$  min with  $\underline{E} \le V_{IT}$  max. Read access time is measured from either  $\overline{E}$  going low or from valid address.

The READ CYCLE 1 waveform shows a read access that is initiated by a change in the address inputs while  $\bar{E}$  is low. The outputs remain active throughout READ CYCLE 1 and is valid at the specified address access time. The address inputs may change at access time and as long as  $\bar{E}$  remains low, the cycle time is equal to the address access time.


The READ CYCLE 2 waveform shows a read access that is initiated by E going low. As long as address is stable when E goes low, valid data is at the outputs at the specified Chip Enable Access time. If address is not valid when E goes low, the timing is as specified in READ CYCLE 1. Chip Enable access time is not affected by the duration of the deselect interval.

### WRITE CYCLE

The write cycle of the IMS1423 is initiated by the latter of  $\overline{E}$  or  $\overline{W}$  to transition from a high level to a low level. In the case of  $\overline{W}$  falling last, the output buffers will be turned on  $t_{ELOX}$  after the falling edge of  $\overline{E}$  (just as in a read cycle). The output buffers are then turned off within  $t_{WLOZ}$  of the falling edge of  $\overline{W}$ . During this interval, it is possible to have bus contention between devices with common I/O configurations. Therefore input data should not be active until  $t_{WLOZ}$  to avoid bus contention.

WRITE CYCLE 1 waveform shows a write cycle terminated by W going high. Data set-up and hold times are referenced to the rising edge of W. When W goes high at the end of the cycle with E active, the outputs of the memory become active. The data from the memory will be the same as the input data unless the input data or address changes.

WRITE CYCLE 2 waveform shows a write cycle terminated by E going high. Data set-up and hold times are referenced to the rising edge of E. With E high, the outputs remain in the high impedance state



V<sub>CC</sub>, V<sub>SS</sub> GRID SHOWING DECOUPLING CAPACITORS

### **APPLICATION**

It is imperative, when designing with any very high speed memory such as the IMS1423, that the fundamental rules in regard to memory board layout be followed to ensure proper system operation.

### **POWER DISTRIBUTION**

The recommended power distribution scheme combines proper power trace layout and placement of decoupling capacitors to maintain the wide operating margins of the IMS1423. The impedance in the decoupling path from the power pin through the decoupling capacitor to the ground pin should be kept to a minimum. The impedance of this path is determined by the series impedance of the power line inductance and the inductance and reactance of the decoupling capacitor.

Since the current transients associated with the operation of the high speed IMS1423 have very high frequency components, the line inductance is the dominating factor. To reduce the line inductance, the power trace and ground trace should be gridded or provided by separate power planes. The decoupling capacitor supplies energy for high frequency current transients and should be located as close to the devices with as short lead length as possible. The high frequency decoupling capacitor should have a value of 0.1 F and be placed between each row of devices in the array (see drawing). A larger tantalum capacitor, with a sufficient value to eliminate low frequency ripple, should be placed near the memory board edge connection where the power traces meet the backplane power distribution system. These larger capacitors provide bulk energy storage to prevent voltage

drop due to the main supply being located off the memory board and at the end of a long inductive path

The ground grid of the memory array should extend to the TTL periphery circuit. This will provide a solid ground reference for the TTL drivers and prevent loss of operating margin of the drivers due to differential ground noise.


### TERMINATION

Trace lines on a memory board in the array look to TTL driver signals like low impedance, unterminated transmission lines. In order to reduce or eliminate the reflections of the TTL signals propagating down the lines, especially low going TTL signals, line termination is recommended. The termination may be either series or parallel

The recommended technique is to use series termination. The series termination technique has the advantage of drawing no DC current and using a minimum number of components. This is accomplished by placing a series resistor in the signal line at the output of the TTL driver to dampen the reflection on the line. The resistor should be placed as close to the driver package as is practical. The line should be kept short by placing the driver-termination combination close to the memory array.

Some experimentation will have to be done to find the proper value to use for the series termination to minimize reflections, but generally a series resistor in the 10 to 33ohm range will be required. Because each design will result in a different signal impedance, a resistor of predetermined value may not properly match the signal path impedance. The proper value of resistance should therefore be selected empirically.

Туре	Package	Lead finish
Α	Formed flat-pack	gold
В	Formed flat-pack	solder
C	LCC	gold
D	Cerdip	solder
E	Small outline, J-bend	solder
G	PGA	gold
Н	Small outline, Gull wing	solder
J	PLCC, J-bend	solder
К	Sidebraze ceramic DIP	solder
N	Ceramic LCC	solder
Р	Plastic DIP	solder
S	Sidebraze ceramic DIP	gold
Т	(Skinny) Flat-pack	solder
W	Ceramic LCC	gold
Y	(Skinny) Flat-pack	gold





**ORDERING INFORMATION** 

DEVICE	SPEED	PACKAGE	PART NUMBER
	25ns	PLASTIC DIP	IMS1423P-25
	25ns	PLASTIC SOJ	IMS1423E-25
	25ns	CERAMIC DIP	IMS1423S-25
	25ns	CERAMIC LCC	IMS1423W-25
	35ns	PLASTIC DIP	IMS1423P-35
	35ns	PLASTIC SOJ	IMS1423E-35
	35ns	CERAMIC DIP	IMS1423S-35
IMS1423	35ns	CERAMIC LCC	IMS1423W-35
	45ns	PLASTIC DIP	IMS1423P-45
	45ns	PLASTIC SOJ	IMS1423E-45
	45ns	CERAMIC DIP	IMS1423S-45
	45ns	CERAMIC LCC	IMS1423W-45
	55ns	PLASTIC DIP	IMS1423P-55
	55ns	PLASTIC SOJ	IMS1423E-55
	55ns	CERAMIC DIP	IMS1423S-55
	55ns	CERAMIC LCC	IMS1423W-55




### **PACKAGING INFORMATION**








# 20 Pin Leadless Chip Carrier

Dim	Ind	ches	mı	m	Notes
Dilli	Nom	Tol	Nom	Tol	HOLES
Α	.071	.007	1.803	.178	
B1	.025	.003	.635	.076	
D	.425	.010	10.795	.254	
E	.290	.010	7.360	.254	
e1	.050	.005	1.270		









Dim	Inc	hes	mı	m _	Notes
DIM	Min	Max	MIn	Max	NOTES
Α	.115	.140	2.921	3.556	
B1	.021	.013	.533	.331	
С	.010		254		
D	.900	.011	12.60	13.84	
E	330	.347	8.383	8.814	
E1	496	.545	7.392	7.621	
e1	.050	.050	1.270	1.270	
eA	.250	.280	6.350	7.112	
L	.015		.381		

